64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Description
Dimensions
The TS16MED3260V is a 16M by 32-bit dynamic
RAM
module
with
8pcs
of
16Mx4
DRAMs
Side
Millimeters
Inches
assembled on the printed circuit board.
A
107.95 ± 0.400
4.250 ± 0.016
The TS16MED3260V is optimized for application to
B
101.19
3.984
systems which require high density and large
C
44.4500
1.750
capacity along with compact sizing.
D
6.3500
0.250
E
2.03
0.080
F
6.35000
0.250000
G
29.20 ± 0.20
1.150 ± 0.008
H
10.16
0.400
I
6.35
0.250
J
1.27 ± 0.10
0.050 ± 0.004
Features
•
16,777,216 word by 32-bit organization.
•
Fast Page Mode with Extended Data Out.
•
Single +3.3V ± 10% power supply.
•
4,096 cycles refresh.
•
Lower power consumption.
•
CAS before RAS refresh, RAS only refresh,
(Refer Placement)
Hidden refresh, Fast Page Mode with EDO
Pin Identification
Read_Modify_Write capability.
Symbol
TS16MED3260V
Access Time from/RAS
60ns
tRAC
Access time from/CAS
104ns
tRC
Hyper page mode cycle time
A0~A11
System Address inputs
D0 ~ D31
Common data inputs/outputs
/RAS0, /RAS2
System Row address strobes
/CAS0~/CAS3
System column address strobes
/WE
System Write enable
Vss
Ground
VDD
+5 voltage power supply
NC
No Connection
PD1~PD4
Presence detection pin
15ns
tCAC
Random read/write cycle tome
Function
25ns
tHPC
PRESENCE DETECT PINS (Optional)
PIN
60NS
PD1
Vss
PD2
NC
PD3
NC
PD4
NC
(Refer Block Diagram)
Transcend Information Inc.
1
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Placement:
F
C
B A
D
C
E
F
I
H
G
Transcend Information Inc.
2
J
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Pinouts:
Pin
No
01
02
03
04
05
06
07
08
09
10
11
12
Pin
Name
Vss
D0
D16
D1
D17
D2
D18
D3
D19
VDD
NC
A0
Pin
No
13
14
15
16
17
18
19
20
21
22
23
24
Pin
Name
A1
A2
A3
A4
A5
A6
A10
D4
D20
D5
D21
D6
Pin
No
25
26
27
28
29
30
31
32
33
34
35
36
Pin
Name
D22
D7
D23
A7
A11
VDD
A8
A9
NC
/RAS2
NC
NC
Pin
No
37
38
39
40
41
42
43
44
45
46
47
48
Transcend Information Inc.
3
Pin
Name
NC
NC
Vss
/CAS0
/CAS2
/CAS3
/CAS1
/RAS0
NC
NC
/WE
NC
Pin
No
49
50
51
52
53
54
55
56
57
58
59
60
Pin
Name
D8
D24
D9
D25
D10
D26
D11
D27
D12
D28
VDD
D29
Pin
No
61
62
63
64
65
66
67
68
69
70
71
72
Pin
Name
D13
D30
D14
D31
D15
NC
PD1
PD2
PD3
PD4
NC
Vss
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
TS16MED3260V-- Block Diagram
A0~A11
DQ0~DQ3
/RAS 16Mx4
DRAM
/WE
/OE
/OE
/OE
/OE
/CAS
A0~A11
DQ0~DQ3
/RAS 16Mx4
DRAM
/WE
/CAS
A0~A11
DQ0~DQ3
/RAS 16Mx4
DRAM
/WE
/CAS
A0~A11
DQ0~DQ3
/RAS 16Mx4
DRAM
/WE
/CAS
A0~A11
DQ0~DQ31
/RAS0
/WE
/RAS2
/CAS0
/CAS1
/CAS2
/CAS3
This technical information is based on industry standard data and tests believed to be reliable. However , Transcend makes no warranties,
either expressed or implied, as to its accuracy and assumes no liability in connection with the use of this product. Transcend reserves the
right to make changes in specifications at any time without prior notice.
Transcend Information Inc.
4
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
ABSOLUTE MAXIMUM RATINGS*
Symbol
Rating
Unit
VIN, VOUT
-1 to +7.0
V
Voltage on Vcc supply relative to Vss
Vcc
-1 to +7.0
V
Storage temperature
Tstg
-55 to +125
°C
Power dissipation
PD
8
W
Short circuit output current
IOS
50
mA
Mean time between failure
MTBF
50
years
Item
Voltage on any pin relative to Vss
Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are
exceeded.
Functional operation should be restricted to the conditions as detailed in the operational
sections of this data sheet.
Exposure to absolute maximum rating conditions for intended periods may affect device
reliablilty.
RECOMMENDED OPERATION CONDITIONS (Voltage referenced to Vss, TA = 0 to 70℃)
Item
Symbol
Min
Typ
Max
Unit
Supply Voltage
Vcc
4.5
5.0
5.5
V
Ground
Vss
0
0
0
V
Input High Voltage
Input Low Voltage
VIH
2.4
*2
VIL
-1.0
-
Vcc
V
-
0.8
V
Note: *1: Vcc +2.0V at pulse width≦20s, witch is measured at Vcc.
*2: -2.0V at pulse width≦20ns, witch is measured at Vss.
Transcend Information Inc.
5
*1
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
DC AND OPERATION CHARACTERISTICS (Recommended operationg conditions unless
otherwise noted)
Symbol
TS16MED3260V
Unit
Min
Max
ICC1
-
1120
mA
ICC2
-
16
mA
ICC3
-
1120
mA
ICC4
-
880
mA
ICC5
-
8
mA
ICC6
-
1120
mA
II(L)
IO(L)
-10
-5
10
5
uA
uA
VOH
VOL
2.4
-
0.4
V
V
ICC1: Operation Current* (/RAS, /CAS, Address cycling @tRC=min)
ICC2: Standby Current (/RAS=/CAS=/W=VIH)
ICC3: /RAS Only Refresh Current* (/CAS=VIH, /RAS cycling @tRC=min)
ICC4: Hyper Page Mode Current* (/RAS=VIL, /CAS cycling: tPC=min)
ICC5: Standby Current (/RAS=/CAS=/W=Vcc-0.2V)
ICC6: /CAS-Before-/RAS Refresh Current* (/RAS and /CAS cycling @tRC=min)
I(IL): Input Leakage Current (Any input 0≦VIN≦Vcc+0.5V, all other pins not under test=0 V)
I(OL): Output Leakage Current (Data Out is disabled, 0V≦VOUT≦Vcc)
VOH: Output High Voltage Level (IOH = -5mA)
VOL: Output Low Voltage Level (IOL = 4.2mA)
*Note: ICC1, ICC3, ICC4 and ICC6 are dependent on output loading and cycle rates. Specified
values are obtained with the output open. ICC is specified as an average current. In ICC1
and ICC3, address can be changed maximum once while /RAS=VIL. In ICC4, address can be
changed maximum once while /RAS= VIL.. In ICC4, address can be changed maximum
once within one EDO mode cycle time, tPC.
Transcend Information Inc.
6
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
CAPACITANCE (TA = 25°C, Vcc = 3.3V, f = 1MHz)
Item
Symbol
Min
Max
Unit
Input capacitance (A0~A11)
Input capacitance (/WE)
Input capacitance (/RAS0, /RAS2)
Input capacitance (/CAS0~/CAS3)
Data input/output capacitance (D0~D31)
CIN1
CIN2
CIN3
CIN4
CDQ
-
50
66
38
24
17
pF
pF
pF
pF
pF
AC CHARACTERISTICS (0℃≦TA≦70℃, Vcc=3.3V±10%, See notes 1, 2)
Test condition: Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V, output loading CL=100pF
Parameter
Min
Random read or write cycle time
tRC
110
Access time from /RAS
tRAC
60
ns
3,4,10
Access time from /CAS
tCAC
15
ns
3,4,5
Access time from column address
tAA
30
ns
3,10
/CAS to output in Low-Z
tCLZ
3
ns
3
Output buffer turn-off delay
tOFF
3
13
ns
6
Transition time(rise and fall)
tT
1
50
ns
2
/RAS precharge time
tRP
40
/RAS pulse width
tRAS
60
/RAS hold time
tRSH
15
Transcend Information Inc.
7
Max
Unit
Note
Symbol
ns
ns
10K
ns
ns
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
AC CHARACTERISTICS (0℃≦TA≦70℃, Vcc=3.3V±10%, See notes 1, 2)
Test condition: Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V, output loading CL=100pF
Parameter
Min
/CAS hold time
tCSH
45
/CAS pulse width
tCAS
10
10K
ns
/RAS to /CAS delay time
tRCD
20
45
ns
4
/RAS to column address delay time
tRAD
15
30
ns
10
/CAS to /RAS precharge time
tCRP
5
ns
Row address set-up time
tASR
0
ns
Row address hold time
tRAH
10
ns
Column address set-up time
tASC
0
ns
Column address hold time
tCAH
10
ns
Column address to /RAS lead time
tRAL
30
ns
Read command set-up time
tRCS
0
ns
Read command hold referenced to /CAS
tRCH
0
ns
8
Read command hold referenced to /RAS
tRRH
0
ns
8
Write command hold time
tWCH
10
ns
Write command pulse width
tWP
10
ns
Write command to /RAS lead time
tRWL
15
ns
Write command to /CAS lead time
tCWL
10
ns
Date set-up time
tDS
0
ns
9
Date hold time
tDH
10
ns
9
Refresh period
tREF
Write command set-up time
tWCS
0
ns
/CAS setup time(/CAS-before-/RAS refresh)
tCSR
5
ns
/CAS hold time (/CAS-before-/RAS refresh)
tCHR
10
ns
/RAS to /CAS precharge time
tRPC
5
ns
Access time from /CAS precharge
tCPA
Hyper page mode cycle time
tPC
30
ns
/CAS precharge time (Hyper page cycle)
tCP
10
ns
Transcend Information Inc.
8
Max
Unit
Note
Symbol
ns
64
35
ms
ns
7
3
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
/RAS pulse width (Hyper page cycle)
tRASP
60
200K
ns
/W to /RAS precharge time (C-B-R refresh)
tWRP
10
ns
/W to /RAS hold time (C-B-R refresh)
tWRH
10
ns
NOTES
1. An initial pause of 200us is required after power-up followed by any 8 /RAS-only or
/CAS-before-/RAS refresh cycles before proper device operation is achieved.
2. Input voltage levels are VIH/VIL. VIH(min) and VIL(max) are reference levels for measuring
timing of input signals. Transition times are measured between VIH(min) and VIL(max) and
are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is
specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then
access time is controlled exclusively by tCAC.
5. Assumes that tRCD≧tRCD(max).
6. This parameter defines the time at which the output achieves the open circuit condition
and is not referenced to VOH or VOL..
7. tWCS is non-restrictive operating parameter. It is included in the data sheet as electrical
characteristics only. If tWCS≧tWCS(min), the cycle is an early write cycle and the data out
pin will remain high impedance for the duration of the cycle.
8. Either tRCH or tRRH must be satisfied for a read cycle.
9. These parameters are referenced to the /CAS leading edge in early write cycle.
10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is
specified as reference point only. If tRAD is greater than the specified tRAD(max) limit, then
access time is controlled by tAA.
Transcend Information Inc.
9
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
10
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
11
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
12
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
13
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
14
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
15
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
16
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
17
64MB 72 PIN EDO
DRAM SIMM With 16Mx4 3.3VOLT
TS16MED3260V
Transcend Information Inc.
18