hexainf@hotmail.com
Preface
Notebook Computer
C4800/C4801/C4805/C4801M
Service Manual
hexainf@hotmail.com
Preface
I
Preface
Notice
The company reserves the right to revise this publication or to change its contents without notice. Information contained
herein is for reference only and does not constitute a commitment on the part of the manufacturer or any subsequent vendor. They assume no responsibility or liability for any errors or inaccuracies that may appear in this publication nor are
they in anyway responsible for any loss or damage resulting from the use (or misuse) of this publication.
This publication and any accompanying software may not, in whole or in part, be reproduced, translated, transmitted or
reduced to any machine readable form without prior consent from the vendor, manufacturer or creators of this publication, except for copies kept by the user for backup purposes.
Preface
Brand and product names mentioned in this publication may or may not be copyrights and/or registered trademarks of
their respective companies. They are mentioned for identification purposes only and are not intended as an endorsement
of that product or its manufacturer.
Version 1.0
January 2010
Trademarks
Intel, and Intel Core are trademarks/registered trademarks of Intel Corporation.
Other brand and product names are trademarks and./or registered trademarks of their respective companies.
II
Preface
About this Manual
This manual is intended for service personnel who have completed sufficient training to undertake the maintenance and
inspection of personal computers.
It is organized to allow you to look up basic information for servicing and/or upgrading components of the C4800/C4801/
C4805/C4801M series notebook PC.
The following information is included:
Chapter 1, Introduction, provides general information about the location of system elements and their specifications.
Chapter 2, Disassembly, provides step-by-step instructions for disassembling parts and subsystems and how to upgrade
elements of the system.
III
hexainf@hotmail.com
Preface
Appendix A, Part Lists
Appendix B, Schematic Diagrams
Preface
IMPORTANT SAFETY INSTRUCTIONS
Follow basic safety precautions, including those listed below, to reduce the risk of fire, electric shock and injury to persons when using any electrical equipment:
Preface
1. Do not use this product near water, for example near a bath tub, wash bowl, kitchen sink or laundry tub, in a wet
basement or near a swimming pool.
2. Avoid using a telephone (other than a cordless type) during an electrical storm. There may be a remote risk of electrical shock from lightning.
3. Do not use the telephone to report a gas leak in the vicinity of the leak.
4. Use only the power cord and batteries indicated in this manual. Do not dispose of batteries in a fire. They may
explode. Check with local codes for possible special disposal instructions.
5. This product is intended to be supplied by a Listed Power Unit (Full Range AC/DC Adapter - AC Input 100 - 240V,
50 - 60Hz/ DC Output 19V, 3.42A or 18.5V, 3.5A (65W) minimum).
CAUTION
Always disconnect all telephone lines from the wall outlet before servicing or disassembling this equipment.
TO REDUCE THE RISK OF FIRE, USE ONLY NO. 26 AWG OR LARGER,
TELECOMMUNICATION LINE CORD
This Computer’s Optical Device is a Laser Class I Product
IV
Preface
Instructions for Care and Operation
The notebook computer is quite rugged, but it can be damaged. To prevent this, follow these suggestions:
Don’t drop it, or expose it to shock. If the computer falls, the case and the components could be damaged.
Do not expose the computer
to any shock or vibration.
2.
Do not place anything heavy
on the computer.
Keep it dry, and don’t overheat it. Keep the computer and power supply away from any kind of heating element. This
is an electrical appliance. If water or any other liquid gets into it, the computer could be badly damaged.
Do not leave it in a place
where foreign matter or moisture may affect the system.
Don’t use or store the computer in a humid environment.
Do not place the computer on
any surface which will block
the vents.
Preface
Do not expose it to excessive
heat or direct sunlight.
3.
Do not place it on an unstable
surface.
Follow the proper working procedures for the computer. Shut the computer down properly and don’t forget to save
your work. Remember to periodically save your data as data may be lost if the battery is depleted.
Do not turn off the power
until you properly shut down
all programs.
Do not turn off any peripheral
devices when the computer is
on.
Do not disassemble the computer by yourself.
Perform routine maintenance
on your computer.
V
hexainf@hotmail.com
1.
Preface
4.
5.
Avoid interference. Keep the computer away from high capacity transformers, electric motors, and other strong magnetic fields. These can hinder proper performance and damage your data.
Take care when using peripheral devices.
Use only approved brands of
peripherals.
Unplug the power cord before
attaching peripheral devices.
Preface
Power Safety
The computer has specific power requirements:

VI
•
•
Power Safety
Warning
•
Before you undertake
any upgrade procedures, make sure that
you have turned off the
power, and disconnected all peripherals
and cables (including
telephone lines). It is
advisable to also remove your battery in
order to prevent accidentally turning the
machine on.
•
•
•
Only use a power adapter approved for use with this computer.
Your AC adapter may be designed for international travel but it still requires a steady, uninterrupted power supply. If you are
unsure of your local power specifications, consult your service representative or local power company.
The power adapter may have either a 2-prong or a 3-prong grounded plug. The third prong is an important safety feature; do
not defeat its purpose. If you do not have access to a compatible outlet, have a qualified electrician install one.
When you want to unplug the power cord, be sure to disconnect it by the plug head, not by its wire.
Make sure the socket and any extension cord(s) you use can support the total current load of all the connected devices.
Before cleaning the computer, make sure it is disconnected from any external power supplies (i.e. AC/DC adapter or car
adapter).
Do not plug in the power
cord if you are wet.
Do not use the power cord if
it is broken.
Do not place heavy objects
on the power cord.
Preface
Battery Precautions
• Only use batteries designed for this computer. The wrong battery type may explode, leak or damage the computer.
• Do not continue to use a battery that has been dropped, or that appears damaged (e.g. bent or twisted) in any way. Even if the
computer continues to work with a damaged battery in place, it may cause circuit damage, which may possibly result in fire.
• Recharge the batteries using the notebook’s system. Incorrect recharging may make the battery explode.
• Do not try to repair a battery pack. Refer any battery pack repair or replacement to your service representative or qualified service
personnel.
• Keep children away from, and promptly dispose of a damaged battery. Always dispose of batteries carefully. Batteries may explode
or leak if exposed to fire, or improperly handled or discarded.
• Keep the battery away from metal appliances.
• Affix tape to the battery contacts before disposing of the battery.
• Do not touch the battery contacts with your hands or metal objects.
Battery Guidelines
Preface
The following can also apply to any backup batteries you may have.
• If you do not use the battery for an extended period, then remove the battery from the computer for storage.
• Before removing the battery for storage charge it to 60% - 70%.
• Check stored batteries at least every 3 months and charge them to 60% - 70%.

Battery Disposal
The product that you have purchased contains a rechargeable battery. The battery is recyclable. At the end of its useful life, under various state and local laws, it may be illegal to dispose of this battery into the municipal waste stream. Check with your local solid waste
officials for details in your area for recycling options or proper disposal.
Caution
Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the manufacturer.
Discard used battery according to the manufacturer’s instructions.
Battery Level
VII
hexainf@hotmail.com
Click the battery icon
in the taskbar to see the current battery level and charge status. A battery that drops below a level of 10%
will not allow the computer to boot up. Make sure that any battery that drops below 10% is recharged within one week.
Preface
Preface
VIII
Preface
Contents
Introduction ..............................................1-1
Removing the Keyboard ............................................................... 2-21
Overview .........................................................................................1-1
Specifications ..................................................................................1-2
External Locator - Front View with LCD Panel Open ....................1-4
External Locator - Front and Rear View .........................................1-5
External Locator - Left & Right Side View ...................................1-6
External Locator - Bottom View .....................................................1-7
Mainboard Overview - Top (Key Parts) .........................................1-8
Mainboard Overview - Bottom (Key Parts) ....................................1-9
Mainboard Overview - Top (Connectors) .....................................1-10
Mainboard Overview - Bottom (Connectors) ...............................1-11
Part List Illustration Location ........................................................ A-2
Top (C4800/C4801) ....................................................................... A-3
Top (C4805) ................................................................................... A-4
Bottom (C4800/C4801/C4805/C4801M) ...................................... A-5
LCD (C4800/C4801) ..................................................................... A-6
LCD (C4805) ................................................................................. A-7
LCD (C4801M) ............................................................................. A-8
HDD ............................................................................................... A-9
SATA-DVD-SUPER MULTI ..................................................... A-10
Part Lists ..................................................A-1
Overview .........................................................................................2-1
Maintenance Tools ..........................................................................2-2
Connections .....................................................................................2-2
Maintenance Precautions .................................................................2-3
Disassembly Steps ...........................................................................2-4
Removing the Battery ......................................................................2-5
Removing the Hard Disk Drive .......................................................2-6
Removing the Optical (CD/DVD) Device ......................................2-8
Removing the System Memory (RAM) ..........................................2-9
Removing and Installing a Processor ............................................2-10
Removing the 3G Module .............................................................2-13
Removing the Wireless LAN Module ...........................................2-14
Removing the Bluetooth Module ..................................................2-15
Removing the Modem ...................................................................2-16
Removing the LCD Back Cover ...................................................2-17
Removing the LCD Front Cover ...................................................2-19
Removing the Inverter Board ........................................................2-20
SYSTEM BLOCK DIAGRAM ......................................................B-2
Penryn 1/2 .......................................................................................B-3
Penryn 2/2 .......................................................................................B-4
SiS672_HOST_PCIE 1/5 ................................................................B-5
SiS672_DRAM 2/5 .........................................................................B-6
SiS672_MuTITOL_VGA 3/5 .........................................................B-7
SiSM672 PWR 4/5 .........................................................................B-8
SiSM672_5/5 ..................................................................................B-9
DRII SO-DIMM_1 .......................................................................B-10
DDRII SO-DIMM_2 ....................................................................B-11
SiS307ELV ...................................................................................B-12
PANEL, CRT ................................................................................B-13
INVERTER, BLURTOOTH, FAN ..............................................B-14
968_PCIE_IDE_MuTIOL_SPI 1/4 ..............................................B-15
968_PCIE_LAN_GPIO 2/4 ..........................................................B-16
968_USB_SATA 3/4 ....................................................................B-17
968_PWR_GND 4/4 .....................................................................B-18
IX
hexainf@hotmail.com
Schematic Diagrams................................. B-1
Preface
Disassembly ...............................................2-1
Preface
Preface
CLK_GEN & CLK_BUTTER ..................................................... B-19
KBC-ITE IT8512E ....................................................................... B-20
JMC261 CAED READER/LAN .................................................. B-21
AUDIO CODEC ALC272 ........................................................... B-22
AUDIO AMP TPA6017 ............................................................... B-23
SATA HDD, POWER GOOD & SW .......................................... B-24
ODD, MDC, TP Conn, 3G ........................................................... B-25
NEW CARD, USB, MINI PCIE .................................................. B-26
LED, PC BEEP, CCD, Audio Conn ............................................. B-27
SYSTEM POWER ....................................................................... B-28
AC_IN, CHARGER ..................................................................... B-29
VCORE ........................................................................................ B-30
VDD3, VDD5 ............................................................................... B-31
1.05VS,1.2V,1.5V ........................................................................ B-32
1.8V/0.9VS ................................................................................... B-33
CLICK BOARD ........................................................................... B-34
AUDIO/ USB/ RJ11 BOARD ...................................................... B-35
POWER SWITCH & LID BOARD ............................................. B-36
X
Introduction
1: Introduction
Overview
This manual covers the information you need to service or upgrade the C4800/C4801/C4805/C4801M series notebook
computer. Information about operating the computer (e.g. getting started, and the Setup utility) is in the User’s Manual.
Information about drivers (e.g. VGA & audio) is also found in User’s Manual. That manual is shipped with the computer.
Operating systems (e.g. Windows Vista/ Window 7, etc.) have their own manuals as do application software (e.g. word
processing and database programs). If you have questions about those programs, you should consult those manuals.
The balance of this chapter reviews the computer’s technical specifications and features.
Overview 1 - 1
hexainf@hotmail.com
1.Introduction
The C4800/C4801/C4805/C4801M series notebook is designed to be upgradeable. See Disassembly on page 2 - 1 for a
detailed description of the upgrade procedures for each specific component. Please note the warning and safety information indicated by the “” symbol.
Introduction
Specifications

Latest Specification Information
1.Introduction
The specifications listed in this here are correct
at the time of going to press. Certain items (particularly processor types/speeds) may be
changed, delayed or updated due to the manufacturer's release schedule. Check with your
service center for details.

CPU
The CPU is not a user serviceable part. Accessing the CPU in any way may violate your
warranty.
Processor Options
BIOS
Intel® Core™2 Duo Processor
One 8Mb SPI Flash ROM
Phoenix™ BIOS
P8800 (2.66GHz), P8700 (2.53GHz), P8600 (2.4GHz)
3MB On-die L2 Cache & 1066MHz FSB
P7550 (2.26GHz), P7450 (2.13GHz), P7350 (2.0GHz)
3MB On-die L2 Cache & 1066MHz FSB
T6600 (2.2GHz), T6500 (2.1GHz),
T6400 (2.0GHz)
2MB On-die L2 Cache & 800MHz FSB
Intel® Pentium® Processor
T4400 (2.2GHz), T4300 (2.1GHz),
T4200 (2.0GHz)
1MB On-die L2 Cache & 800MHz FSB
Intel® Celeron Processor
900 (2.2GHz), T3100 (1.9GHz),
T3300 (1.8GHz)
1MB On-die L2 Cache & 800MHz FSB
LCD
14" HD TFT LCD
Core Logic
SiS M672 + SiS968
Memory
Two 200 Pin SO-DIMM Sockets Supporting DDR2 667/
800MHz Memory
Memory Expandable up to 4GB
Video Adapter
SiS M672 Integrated Video
Shared Memory Architecture of up to 256MB
MS DirectX® 9 compatible
1 - 2 Specifications
Security
Security (Kensington® Type) Lock Slot
BIOS Password
Storage
(Factory Option) One Changeable 12.7mm(h) Optical
Device Type Drive
(Super Multi Drive Module)
One Changeable 2.5" 9.5 mm (h) SATA (Serial) HDD
Audio
High Definition Audio Compliant Interface
2 * Built-In Speakers
Built-In Microphone
Keyboard
“WinKey” keyboard (with embedded numeric keypad)
Pointing Device
Built-in Touchpad
Interface
Three USB 2.0 Ports
One Headphone-Out Jack
One Microphone-In Jack
One RJ-45 LAN Jack
One RJ-11 Modem Jack
One DC-in Jack
One External Monitor Port
One ExpressCard/34 Slot
Introduction
Communication
10Mb/100Mb Ethernet LAN
56K MDC Modem - V.90 & V.92 Compliant
(Factory Option) 802.11b/g/n Wireless LAN Half Mini-Card
Module
(Factory Option) 1.3M Pixel USB PC Camera Module
(Factory Option) Bluetooth 2.1 + EDR Module
(Factory Option) 3.75G/HSPA Mini-Card Module
Card Reader
1.Introduction
Embedded 7-in-1 Card Reader (MS/ MS Pro/ SD/ Mini SD/
MMC/ RS MMC/ MS Duo)
Note: MS Duo/ Mini SD/ RS MMC Cards require a PC
adapter
Power
6 Cell Smart Lithium-Ion Battery Pack, 48.84WH
Full Range AC/DC Adapter
AC Input: 100 - 240V, 50 - 60Hz
DC Output: 19V, 3.42A or 18.5V, 3.5A (65W)
Environmental Spec
Temperature
Operating: 5°C - 35°C
Non-Operating: -20°C - 60°C
Relative Humidity
Operating: 20% - 80%
Non-Operating: 10% - 90%
Dimensions & Weight
Specifications 1 - 3
hexainf@hotmail.com
340mm (w) * 238mm (d) * 13.9 - 31.8mm (h)
2.2 kg With 6 Cell Battery and ODD
Introduction
Figure 1
External Locator - Front View with LCD Panel Open
1.Introduction
Front View with LCD Panel Open
1. Built-In PC Camera
(Optional)
2. LCD
3. Power Button
4. Hot-Key Buttons
5. LED Status
Indicators
6. Keyboard
7. Built-In Microphone
8. Touchpad &
Buttons
1
2
4
5
6
7
8
1 - 4 External Locator - Front View with LCD Panel Open
3
Introduction
External Locator - Front and Rear View
Figure 2
Front View
1. LED Power
Indicators
1
Rear View
1. Battery
1.Introduction
Figure 3
External Locator - Front and Rear View 1 - 5
hexainf@hotmail.com
1
Introduction
Figure 4
External Locator - Left & Right Side View
1.Introduction
Left Side View
1. DC-In Jack
2. External Monitor
Port
3. RJ-45 LAN Jack
4. 2 * USB 2.0 Ports
5. Vent
6. ExpressCard/34
Slot
7. 7-in-1 Card
Reader
3
6
4
5
2
1
4
7
Figure 5
Right Side View
1. Microphone-In
Jack
2. Headphone-Out
Jack
3. USB 2.0 Port
4. RJ-11 Modem
Jack
5. Optical Device
Drive Bay
6. Emergency Eject
Hole
7. Security Lock Slot
1
2
3
1 - 6 External Locator - Left & Right Side View
4
5
6
7
Introduction
External Locator - Bottom View
Figure 6
Bottom View
4
1
1
2
1
3
1

Overheating
To prevent your computer from overheating
make sure nothing
blocks the vent/fan intakes while the computer is in use.
External Locator - Bottom View 1 - 7
hexainf@hotmail.com
4
1.Introduction
1. Vent
2. Component Bay
Cover
3. Hard Disk Bay
Cover
4. Battery Release
Latch
5. Battery
5
Introduction
Figure 7
Mainboard Overview - Top (Key Parts)
Mainboard Top
Key Parts
1.Introduction
1.
2.
3.
4.
Realtek RTL820ICL
JMB385
ITE IT8502E
ICS9LPR600
1
4
3
2
1 - 8 Mainboard Overview - Top (Key Parts)
Introduction
Mainboard Overview - Bottom (Key Parts)
Figure 8
Mainboard Bottom
Key Parts
1
2
4
8
1.Introduction
3
1. CPU Socket (no
CPU installed)
2. SiS 307ELV
3. SiS M672
Integrated Video
4. Mini-PCIe Socket
(Wireless Lan
Module)
5. Memory Slots
DDR2 SO-DIMM
6. Realtek ALC272
7. NorthBridge
8. ICS9P935
5
7
Mainboard Overview - Bottom (Key Parts) 1 - 9
hexainf@hotmail.com
6
Introduction
Figure 9
Mainboard Overview - Top (Connectors)
1.Introduction
Mainboard Top
Connectors
1. USB Ports
2. ExpressCard/34
Slot
3. Microphone Cable
Connector
4. Keyboard Cable
Connector
5. TouchPad Cable
Connector
6. Audio Cable
Connector
7. Swith Cable
Connector
7
1
3
4
5
1
2
1 - 10 Mainboard Overview - Top (Connectors)
6
Introduction
Mainboard Overview - Bottom (Connectors)
Figure 10
Mainboard Bottom
Connectors
3
5
4
2
6
1
8
9
10
12
13
Mainboard Overview - Bottom (Connectors) 1 - 11
hexainf@hotmail.com
11
RJ-45 Jack
DVI-Out Port
DC-In Jack
CCD Cable
Connector
5. LCD Cable
Connector
6. Battery Connector
7. ODD Connector
8. HDD Connector
9. 3G Module
Connector
10. SIMLOCK
11. MDC Cable
Connector
12. Fan Cable
Connector
13. 7-in-1 Card Reader
1.Introduction
7
1.
2.
3.
4.
1.Introduction
Introduction
1 - 12 Mainboard Overview - Bottom (Connectors)
Disassembly
2: Disassembly
Overview
This chapter provides step-by-step instructions for disassembling the C4800/C4801/C4805/C4801M series notebook’s
parts and subsystems. When it comes to reassembly, reverse the procedures (unless otherwise indicated).
We suggest you completely review any procedure before you take the computer apart.
To make the disassembly process easier each section may have a box in the page margin. Information contained under
the figure # will give a synopsis of the sequence of procedures involved in the disassembly procedure. A box with a 
lists the relevant parts you will have after the disassembly process is complete. Note: The parts listed will be for the disassembly procedure listed ONLY, and not any previous disassembly step(s) required. Refer to the part list for the previous disassembly procedure. The amount of screws you should be left with will be listed here also.

Information
2.Disassembly
Procedures such as upgrading/replacing the RAM, CD device and hard disk are included in the User’s Manual but are
repeated here for your convenience.
A box with a  will also provide any possible helpful information. A box with a  contains warnings.

Warning
Overview 2 - 1
hexainf@hotmail.com
An example of these types of boxes are shown in the sidebar.
Disassembly
NOTE: All disassembly procedures assume that the system is turned OFF, and disconnected from any power supply (the
battery is removed too).
Maintenance Tools
The following tools are recommended when working on the notebook PC:
2.Disassembly
•
•
•
•
•
•
M3 Philips-head screwdriver
M2.5 Philips-head screwdriver (magnetized)
M2 Philips-head screwdriver
Small flat-head screwdriver
Pair of needle-nose pliers
Anti-static wrist-strap
Connections
Connections within the computer are one of four types:
2 - 2 Overview
Locking collar sockets for ribbon connectors
To release these connectors, use a small flat-head screwdriver to
gently pry the locking collar away from its base. When replacing the connection, make sure the connector is oriented in the
same way. The pin1 side is usually not indicated.
Pressure sockets for multi-wire connectors
To release this connector type, grasp it at its head and gently
rock it from side to side as you pull it out. Do not pull on the
wires themselves. When replacing the connection, do not try to
force it. The socket only fits one way.
Pressure sockets for ribbon connectors
To release these connectors, use a small pair of needle-nose pliers to gently lift the connector away from its socket. When replacing the connection, make sure the connector is oriented in
the same way. The pin1 side is usually not indicated.
Board-to-board or multi-pin sockets
To separate the boards, gently rock them from side to side as
you pull them apart. If the connection is very tight, use a small
flat-head screwdriver - use just enough force to start.
Disassembly
Maintenance Precautions
The following precautions are a reminder. To avoid personal injury or damage to the computer while performing a removal and/or replacement job, take the following precautions:
Power Safety
Warning
Before you undertake
any upgrade procedures, make sure that
you have turned off the
power, and disconnected all peripherals
and cables (including
telephone lines). It is
advisable to also remove your battery in
order to prevent accidentally turning the
machine on.
2.Disassembly
1. Don't drop it. Perform your repairs and/or upgrades on a stable surface. If the computer falls, the case and other
components could be damaged.
2. Don't overheat it. Note the proximity of any heating elements. Keep the computer out of direct sunlight.
3. Avoid interference. Note the proximity of any high capacity transformers, electric motors, and other strong magnetic fields. These can hinder proper performance and damage components and/or data. You should also monitor
the position of magnetized tools (i.e. screwdrivers).
4. Keep it dry. This is an electrical appliance. If water or any other liquid gets into it, the computer could be badly
damaged.
5. Be careful with power. Avoid accidental shocks, discharges or explosions.
•Before removing or servicing any part from the computer, turn the computer off and detach any power supplies.
•When you want to unplug the power cord or any cable/wire, be sure to disconnect it by the plug head. Do not pull on the wire.
6. Peripherals – Turn off and detach any peripherals.
7. Beware of static discharge. ICs, such as the CPU and main support chips, are vulnerable to static electricity.
Before handling any part in the computer, discharge any static electricity inside the computer. When handling a
printed circuit board, do not use gloves or other materials which allow static electricity buildup. We suggest that
you use an anti-static wrist strap instead.
8. Beware of corrosion. As you perform your job, avoid touching any connector leads. Even the cleanest hands produce oils which can attract corrosive elements.
9. Keep your work environment clean. Tobacco smoke, dust or other air-born particulate matter is often attracted
to charged surfaces, reducing performance.
10. Keep track of the components. When removing or replacing any part, be careful not to leave small parts, such as
screws, loose inside the computer.

Cleaning
Overview 2 - 3
hexainf@hotmail.com
Do not apply cleaner directly to the computer, use a soft clean cloth.
Do not use volatile (petroleum distillates) or abrasive cleaners on any part of the computer.
Disassembly
Disassembly Steps
The following table lists the disassembly steps, and on which page to find the related information. PLEASE PERFORM
THE DISASSEMBLY STEPS IN THE ORDER INDICATED.
To remove the Battery:
1. Remove the battery
To remove the Bluetooth Module:
page 2 - 5
1. Remove the battery
2. Remove the Bluetooth Module
page 2 - 5
page 2 - 6
To remove the Modem:
page 2 - 5
page 2 - 8
To remove the LCD Back Cover:
page 2 - 5
page 2 - 9
To remove the LCD Front Cover:
To remove the HDD:
2.Disassembly
1. Remove the battery
2. Remove the HDD
To remove the Optical Device:
1. Remove the battery
2. Remove the Optical device
To remove the System Memory:
1. Remove the battery
2. Remove the system memory
To remove and install a Processor:
1. Remove the battery
2. Remove the processor
3. Install the processor
2 - 4 Disassembly Steps
1. Remove the battery
2. Remove the LCD Front Cover
To remove the Inverter Board:
page 2 - 5
page 2 - 13
To remove the Keyboard:
To remove the Wireless LAN Module:
1. Remove the battery
2. Remove the WLAN module
1. Remove the battery
2. Remove the LCD Back Cover
page 2 - 5
page 2 - 10
page 2 - 12
To remove the 3G Module:
1. Remove the battery
2. Remove the 3G module
1. Remove the battery
2. Remove the Modem
page 2 - 5
page 2 - 14
1. Remove the battery
2. Remove the LCD Front Cover
3. Remove the inverter board
1. Remove the battery
2. Remove the keyboard
page 2 - 5
page 2 - 15
page 2 - 5
page 2 - 16
page 2 - 5
page 2 - 17
page 2 - 5
page 2 - 19
page 2 - 5
page 2 - 19
page 2 - 20
page 2 - 5
page 2 - 21
Disassembly
Removing the Battery
Battery Removal
Turn the computer off, and turn it over.
Slide the latch 1 in the direction of the arrow.
Slide the latch 2 in the direction of the arrow, and hold it in place.
Slide the battery 63 in the direction of the arrow 4 .
a. Slide latch at point 1 towards the unlock symbol
and hold it in place.
b. Slide the battery in the direction of the arrow.
b.
a.
3
2
1
2.Disassembly
4

2. Battery
Removing the Battery 2 - 5
hexainf@hotmail.com
1.
2.
3.
4.
Figure 1
Disassembly
Removing the Hard Disk Drive
Figure 2
HDD Assembly
Removal
2.Disassembly
a. Locate the HDD bay
cover and remove th
screw(s).
The hard disk drive can be taken out to accommodate other 2.5" serial (SATA) hard disk drives with a height of 9.5mm
(h). Follow your operating system’s installation instructions, and install all necessary drivers and utilities (as outlined in
Chapter 4 of the User’s Manual) when setting up a new hard disk.
Hard Disk Upgrade Process
1. Turn off the computer, and remove the battery (page 2 - 5).
2. Locate the hard disk bay cover and remove screw 1 & 2 .

a.
HDD System Warning
New HDD’s are blank. Before you
begin make sure:
You have backed up any data
you want to keep from your old
HDD.
1

• 2 Screws
2 - 6 Removing the Hard Disk Drive
2
You have all the CD-ROMs and
FDDs required to install your operating system and programs.
If you have access to the internet,
download the latest application
and hardware driver updates for
the operating system you plan to
install. Copy these to a removable medium.
Disassembly
Remove the hard disk bay cover 63 .
Grip the tab and slide the hard disk in the direction of arrow 4 .
Lift the hard disk out of the bay 5 .
Remove the screw 6 - 9 and the adhesive cover 10 from the hard disk 11 .
Reverse the process to install a new hard disk (do not forget to replace all the screws and covers).
b.
d.
Figure 3
HDD Assembly
Removal (cont’d.)
b. Remove the HDD bay
cover.
c. Grip the tab and slide the
HDD in the direction of
the arrow.
d. Lift the HDD assembly
out of the bay.
e. Remove the screws and
adhesive cover.
2.Disassembly
e.
5
3
e.
c.

7
6
4
9
10
8
3. HDD Bay Cover
10. Adhesive Cover
11. HDD
• 4 Screws
11
Removing the Hard Disk Drive 2 - 7
hexainf@hotmail.com
3.
4.
5.
6.
7.
Disassembly
Figure 4
Optical Device
Removal
a. Remove the screws.
b. Remove the cover.
c. Remove the screw.
d. Slide the optical device
out of the computer at
point 9.
Removing the Optical (CD/DVD) Device
1.
2.
3.
4.
5.
6.
Turn off the computer, remove the battery (page 2 - 5).
Locate the component bay cover 1 , and remove screws 2 - 5 .
Carefully (a fan and cable are attached to the under side of the cover) lift up the bay cover.
Carefully disconnect the fan cable 6 , and remove the cover 1 .
Remove the screw at point 7 , and use a screwdriver to carefully push out the optical device 8 at point 9 .
Insert the new device and carefully slide it into the computer (the device only fits one way. DO NOT FORCE IT; The
screw holes should line up).
7. Restart the computer to allow it to automatically detect the new device.
2.Disassembly
a.
b.

2
Fan Cable
3
Make sure you reconnect the fan cable 6
before screwing down
the bay cover.
1
1
5
4
6
5
d.
c.

1. Component Bay
Cover
8. Optical Device
• 5 Screws
2 - 8 Removing the Optical (CD/DVD) Device
7
8
9
Disassembly
Removing the System Memory (RAM)
Figure 5
The computer has two memory sockets for 200 pin Small Outline Dual In-line Memory Modules (SO-DIMM) supporting
DDRII (DDR2) Up to 667/800 MHz. The main memory can be expanded up to 4GB. The SO-DIMM modules supported
are 1024MB and 2048MB DDRIII Modules. The total memory size is automatically detected by the POST routine once
you turn on your computer.
Memory Upgrade Process
1. Turn off the computer, turn it over and remove the battery (page 2 - 5) and the component bay cover (page 2 - 8).
2. The RAM module(s) will be visible at point 1 on the mainboard.
3. Gently pull the two release latches ( 2 & 3 ) on the sides of the memory socket in the direction indicated by the
arrows (Figure 5b).

Contact Warning
2
3
4
1
The RAM module(s) 4 will pop-up (Figure 5c), and you can then remove it.
Pull the latches to release the second module if necessary.
Insert a new module holding it at about a 30° angle and fit the connectors firmly into the memory slot.
The module will only fit one way as defined by its pin alignment. Make sure the module is seated as far into the slot
as it will go. DO NOT FORCE IT; it should fit without much pressure.
8. Press the module in and down towards the mainboard until the slot levers click into place to secure the module.
9. Replace the component bay cover and the screws (see page 2 - 8).
10. Restart the computer to allow the BIOS to register the new memory configuration as it starts up.
Be careful not to touch
the metal pins on the
module’s
connecting
edge. Even the cleanest
hands have oils which
can attract particles, and
degrade the module’s
performance.

4. RAM Module
Removing the System Memory (RAM) 2 - 9
hexainf@hotmail.com
c.
b.
4.
5.
6.
7.
a. Locate the memory
socket.
b. Pull
the
release
latch(es).
c. Remove the module(s).
2.Disassembly
a.
RAM Module
Removal
Disassembly
Removing and Installing a Processor
Figure 6
Processor Removal
a. Locate the heat sink.
b. Remove the screws from
the CPU heatsink.
c. Remove the CPU heat
sink.
Processor Removal Procedure
1.
2.
3.
4.
Turn off the computer, turn it over, and remove the battery (page 2 - 5) and the component bay cover (page 2 - 8).
Locate the heat sink.
Loosen the CPU heat sink screws in the order 4 , 3 , 2 & 1 (the reverse order as indicated on the label).
Carefully lift up the heat sink 5 (Figure 6c) off the computer.
a.
c.
2.Disassembly
A
5
1
b.
2
4
3
1

5. Heat Sink
• 4 Screws
2 - 10 Removing and Installing a Processor
Disassembly
Turn the release latch 6 towards the unlock symbol
to release the CPU.
Carefully (it may be hot) lift the CPU 7 up and out of the socket (Figure 7e).
Reverse the process to install a new CPU.
When re-inserting the CPU, pay careful attention to the pin alignment, it will fit only one way (DO NOT FORCE IT!).
Figure 7
Processor Removal
(cont’d)
d. Turn the release latch to
unlock the CPU.
e. Lift the CPU out of the
socket.
d.
2.Disassembly
9
Unlock
Lock
e.

7
Caution
The heat sink, and CPU area in
general, contains parts which are
subject to high temperatures. Allow
the area time to cool before removing these parts.

7. CPU
Removing and Installing a Processor 2 - 11
hexainf@hotmail.com
5.
6.
7.
8.
Disassembly
Figure 8
Processor
Installation
a. Insert the CPU.
b. Turn the release latch towards the lock symbol.
c. Remove the sticker from
the heat sink and insert
the heat sink.
d. Tighten the screws.
Processor Installation Procedure
1. Insert the CPU A , pay careful attention to the pin alignment, it will fit only one way (DO NOT FORCE IT!), and turn
the release latch B towards the lock symbol
(Figure 8b).
2. Remove the sticker C (Figure 8c) from the heat sink.
3. Insert the heat sink D as indicated in Figure 8d.
4. Tighten the CPU heat sink screws in the order 1 , 2 , 3 & 4 (the order as indicated on the label and Figure
8d).
5. Replace the component bay cover and tighten the screws (page 2 - 8).
a.
c.
2.Disassembly
A
C
d.
b.
2
4
D
3

A. CPU
D. Heat Sink
• 3 Screws
2 - 12 Removing and Installing a Processor
B
1
Note:
Tighten the screws in
the order as indicated
on the label.
Disassembly
Removing the 3G Module
Turn off the computer, turn it over, and remove the battery (page 2 - 5) and the component bay cover (page 2 - 8).
The 3G module will be visible at point 1 on the mainboard.
Carefully disconnect the cable 2 , and then remove the screw 3 .
The 3G module 4 (Figure 10c) will pop-up, and you can remove it off the computer.
a.
a. Locate the 3G module.
b. Disconnect the cable
and remove the screw.
c. Remove the 3G module.
c.
Note: Make sure you
reconnect the antenna
cable to socket (Figure 9b).
2.Disassembly
1
b.
4

2
3
4. 3G Module
• 1 Screw
Removing the 3G Module 2 - 13
hexainf@hotmail.com
1.
2.
3.
4.
Figure 9
3G Module Removal
Disassembly
Figure 10
Wireless LAN
Module Removal
a. Locate the WLAN.
b. Disconnect the cable
and remove the screw.
c. The WLAN module will
pop up.
d. Remove the Wireless
LAN module.
Removing the Wireless LAN Module
1.
2.
3.
4.
Turn off the computer, turn it over, and remove the battery (page 2 - 5) and the component bay cover (page 2 - 8).
The wireless LAN module will be visible at point 1 on the mainboard.
Carefully disconnect the cables 2 - 3 , and then remove the screw 4 .
The wireless LAN module 5 (Figure 10c) will pop-up, and you can remove it off the computer.
c.
a.
d.
2.Disassembly
1
5
Note: Make sure you
reconnect the antenna
cable to the “1 + 2”
socket (Figure 10b).
5
b.

5.Wireless LAN Module
• 1 Screw
2 - 14 Removing the Wireless LAN Module
4
2
3
Disassembly
Removing the Bluetooth Module
Turn off the computer, turn it over, and remove the battery (page 2 - 5) and the component bay cover (page 2 - 8).
The Bluetooth module will be visible at point 1 on the mainboard.
Remove the screw 2 and turn the module over.
Carefully disconnect the cable 3 and separate the connector 4 (Figure 11b) from the Bluetooth Module.
Lift the Bluetooth Module 5 (Figure 11c) up and off the computer.
c.
a.
3
a. Locate the Bluetooth
module.
b. Remove the screw.
c. Disconnect the cable
and the connector from
the Bluetooth module.
d. Lift the Bluetooth module
out.
2.Disassembly
4
1
d.
b.
2
5

5. Bluetooth Module
• 1 Screw
Removing the Bluetooth Module 2 - 15
hexainf@hotmail.com
1.
2.
3.
4.
5.
Figure 11
Bluetooth Module
Removal
Disassembly
Figure 12
Modem Removal
a. Locate the modem.
b. Remove the screws.
c. Lift the modem up and
off the sockets.
Removing the Modem
1.
2.
3.
4.
Turn off the computer, turn it over, and remove the battery (page 2 - 5) and the component bay cover (page 2 - 8).
The modem will be visible at point 1 on the mainboard.
Remove the screws 2 - 3 ,
Carefully lift the modem 5 up and off the sockets 4 .
c.
a.
2.Disassembly
4
1
b.
2

5. Modem
• 2 Screws
2 - 16 Removing the Modem
3
5
Disassembly
Removing the LCD Back Cover for MOFA (C4801M)
1. Turn off the computer, and turn the computer over to remove the battery (page 2 - 5).
Figure 13
2. Open the LCD and carefully remove the rubber screw covers 1 & 2 (2 corner rubber screw covers only) and set
LCD
Back Cover
them aside.
Removal (C4801M)
3. Remove screw 3 & 4 from the front cover.
4. Carefully slide the cover forward in the direction of the arrows 5 & 6 as illustrated below.
a. Remove the rubber cov5. Remove the LCD back cover 7 .
2
1
5
6
4
2.Disassembly
3
b.
c.


Rubber Screw Covers
After removing the rubber screw covers, place them on a
clean dry surface (or attach them to the front cover itself) in
order to prevent loss of adhesive.
7
7. LCD Back Cover
• 2 Screws
Removing the LCD Back Cover for MOFA (C4801M) 2 - 17
hexainf@hotmail.com
a.
ers and screws.
b. Slide the cover forward.
c. Remove the LCD back
cover.
Disassembly
Figure 14
LCD Back Cover
Removal (cont’d)
6. Align the replacement cover with the dotted line 8 as illustrated below (and as marked on the cover).
d.
d. Align the replacement
cover and slide forward to
click firmly into place.
8
2.Disassembly
10
10
9
9
10
7. Slide the back cover forward until it clicks firmly into place 9 .
8. Run your hands around the sides and front of the cover 10 to make sure it is firmly aligned in place (carefully press
down to make sure the fit is secure).
9. Replace the screws and rubber covers.
2 - 18 Removing the LCD Back Cover for MOFA (C4801M)
Disassembly
Removing the LCD Front Cover
Figure 15
1. Turn off the computer, and remove the battery (page 2 - 5), and remove the LCD back cover (page 2 - 17).
2. Remove the rubber covers and screws 1 - 4 (Figure 15a), then run your finger around the middle of the frame to
carefully unsnap the LCD front cover 5 from the LCD panel.
3. After unsnapping all four sides of the LCD front cover, carefully slide the LCD front cover downwards in the direction of the arrow 6 (be careful of the LCD hinges at point 7 ).
4. You can now remove the LCD front cover.
2
3
b.
a. Remove the screws and
unsnap the LCD front
cover from the LCD panel.
b. Slide the LCD panel cover in the direction of the
arrow.
5
2.Disassembly
6
1
5
4
7

Rubber Screw Covers
After removing the rubber screw covers, place them on a
clean dry surface (or attach them to the front cover itself) in
order to prevent loss of adhesive.
7

5. LCD Front Cover
• 4 Screws
Removing the LCD Front Cover 2 - 19
hexainf@hotmail.com
a.
LCD Front Cover
Removal
Disassembly
Figure 16
Inverter Board
Removal
a. Remove the screw from
the inverter board and lift
the board up slightly.
b. Disconnect the cables
from the inverter.
c. Remove the inverter.
Removing the Inverter Board
1. Turn off the computer, remove the battery (page 2 - 5), and remove the LCD back cover (page 2 - 17), and
remove LCD front cover (page 2 - 19).
2. Discharge the remaining system power (see Inverter Power Warning below).
3. Remove screw 1 (Figure 16a) from the inverter, and carefully lift the inverter board up slightly.
4. Disconnect cables 2 & 3 (Figure 16b) from the inverter, then remove the inverter 4 (Figure 16c) from the top
case assembly.
a.

2.Disassembly
Inverter Power Warning
In order to prevent a short circuit
when removing the inverter it is
necessary to discharge any remaining system power. To do
so, press the computer’s power
button for a few seconds before
disconnecting the inverter cable.
1
b.
2
3
c.

4. Inverter Board
2 Screws
2 - 20 Removing the Inverter Board
4
Disassembly
Removing the Keyboard
Figure 17
1. Turn off the computer, and remove the battery (page 2 - 5).
2. Press the four keyboard latches at the top of the keyboard to elevate the keyboard from its normal position (you
may need to use a small screwdriver to do this).
3. Carefully lift the keyboard up, being careful not to bend the keyboard ribbon cable 5 (Figure 17b).
4. Disconnect the keyboard ribbon cable 5 from the locking collar socket 6 .
5. Carefully lift up the keyboard 7 (Figure 17c) off the computer.
1
2
3
4
a. Press the four latches to
release the keyboard.
b. Lift the keyboard up and
disconnect the cable
from the locking collar.
c. Remove the keyboard.
c.
Re-Inserting the
Keyboard
b.
5
7
6
When re-inserting the
keyboard firstly align the
four keyboard tabs at the
bottom (Figure 17c) at
the bottom of the keyboard with the slots in the
case.
2.Disassembly


Keyboard Tabs
7. Keyboard
Removing the Keyboard 2 - 21
hexainf@hotmail.com
a.
Keyboard Removal
2.Disassembly
Disassembly
2 - 22
Part Lists
Appendix A:Part Lists
This appendix breaks down the C4800/C4801/C4805/C4801M series notebook’s construction into a series of illustrations. The component part numbers are indicated in the tables opposite the drawings.
Note: This section indicates the manufacturer’s part numbers. Your organization may use a different system, so be sure
to cross-check any relevant documentation.
Note: Some assemblies may have parts in common (especially screws). However, the part lists DO NOT indicate the
total number of duplicated parts used.
A - 1
hexainf@hotmail.com
A.Part Lists
Note: Be sure to check any update notices. The parts shown in these illustrations are appropriate for the system at the
time of publication. Over the product life, some parts may be improved or re-configured, resulting in new part numbers.
Part Lists
Part List Illustration Location
The following table indicates where to find the appropriate part list illustration.
Table A - 1
A.Part Lists
Part List Illustration
Location
A - 2 Part List Illustration Location
Part
C4800/C4801/C4805/C4801M
Top (C4800/C4801)
page A - 3
Top (C4805)
page A - 4
Bottom (C4800/C4801/C4805/C4801M)
page A - 5
LCD (C4800/C4801)
page A - 6
LCD (C4805)
page A - 7
LCD (C4801M)
page A - 8
HDD
page A - 9
SATA-DVD-SUPER-MULTI
page A - 10
Part Lists
Top (C4800/C4801)
香檳銀色
無鉛
黑色
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
(非耐落)
A.Part Lists
Figure A - 1
Top (C4800/C4801)
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
(灰色)
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
Top (C4800/C4801) A - 3
hexainf@hotmail.com
非耐落
Part Lists
A.Part Lists
Top (C4805)
Figure A - 1
Top (C4805)
黑色
無鉛
無鉛
無鉛
(非耐落)
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
(灰色)
無鉛
無鉛
無鉛
無鉛
非耐落
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
A - 4 Top (C4805)
Part Lists
Bottom (C4800/C4801/C4805/C4801M)
Figure A - 2
hexainf@hotmail.com
Bottom (C4800/C4801/C4805/C4801M) A - 5
A.Part Lists
Bottom (C4800/
C4801/C4805/
C4801M)
Part Lists
LCD (C4800/C4801)
無鉛
無鉛
A.Part Lists
Figure A - 3
LCD (C4800/
C4801)
無鉛
無鉛
銘板
無鉛
無鉛
非耐落
無鉛
無鉛
無鉛
無鉛
無鉛
精乘 無鉛
精乘
無鉛
(華力)無鉛
精乘 (銅箔接地)無鉛
精乘
無鉛
今皓 / 泰林
無鉛
華力 / 訊裕
無鉛
精乘
無鉛
精乘
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
中性
電鑄薄膜鍍亮鉻(字體連結)
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
A - 6 LCD (C4800/C4801)
Part Lists
LCD (C4805)
Figure A - 4
無鉛
無鉛
無鉛
無鉛
銘板
無鉛
無鉛
非耐落
無鉛
無鉛
無鉛
無鉛
A.Part Lists
LCD (C4805)
無鉛
精乘
無鉛
精乘 無鉛
(華力)無鉛
精乘(銅箔接地)無鉛
精乘
無鉛
今皓 / 泰林
無鉛
華力 / 訊裕
無鉛
精乘
無鉛
精乘
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
電鑄薄膜鍍亮鉻(字體連結)
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
LCD (C4805) A - 7
hexainf@hotmail.com
中性
Part Lists
LCD (C4801M)
A.Part Lists
Figure A - 5
LCD (C4801M)
無鉛
無鉛
無鉛
無鉛
銘板
無鉛
無鉛
非耐落
無鉛
無鉛
無鉛
無鉛
無鉛
精乘
無鉛
(華力)無鉛
精乘 (銅箔接地)無鉛
今皓 / 泰林
無鉛
華力 / 訊裕
無鉛
精乘
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
無鉛
中性
電鑄薄膜鍍亮鉻(字體連結)
無鉛
ONLY FOR BACK COVER 一般漆
無鉛
無鉛
FOR MOFA
無鉛
一般漆
無鉛
無鉛
無鉛
A - 8 LCD (C4801M)
Part Lists
HDD
Figure A - 6
無鉛
A.Part Lists
HDD
HDD A - 9
hexainf@hotmail.com
(無鉛)
Part Lists
SATA-DVD-SUPER MULTI
A.Part Lists
Figure A - 7
SATA-DVD-SUPER MULTI
*(非耐落)
無鉛
無鉛
已內縮
已內縮
內縮
無鉛
內縮
無鉛
無鉛
無鉛
無鉛
無鉛
A - 10
Schematic Diagrams
Appendix B:Schematic Diagrams
This appendix has circuit diagrams of the C4800/C4801/C4805/C4801M notebook’s PCB’s. The following table indicates where to find the appropriate schematic diagram.
Diagram - Page
Diagram - Page
INVERTER, BLURTOOTH, FAN - Page B - 14
NEW CARD, USB, MINI PCIE - Page B - 26
Penryn 1/2 - Page B - 3
968_PCIE_IDE_MuTIOL_SPI 1/4 - Page B - 15
LED, PC BEEP, CCD, Audio Conn - Page B - 27
Penryn 2/2 - Page B - 4
968_PCIE_LAN_GPIO 2/4 - Page B - 16
SYSTEM POWER - Page B - 28
SiS672_HOST_PCIE 1/5 - Page B - 5
968_USB_SATA 3/4 - Page B - 17
AC_IN, CHARGER - Page B - 29
SiS672_DRAM 2/5 - Page B - 6
968_PWR_GND 4/4 - Page B - 18
VCORE - Page B - 30
SiS672_MuTITOL_VGA 3/5 - Page B - 7
CLK_GEN & CLK_BUTTER - Page B - 19
VDD3, VDD5 - Page B - 31
SiSM672 PWR 4/5 - Page B - 8
KBC-ITE IT8512E - Page B - 20
1.05VS,1.2V,1.5V - Page B - 32
SiSM672_5/5 - Page B - 9
JMC261 CARD READER/LAN - Page B - 21
1.8V/0.9VS - Page B - 33
DRII SO-DIMM_1 - Page B - 10
AUDIO CODEC ALC272 - Page B - 22
CLICK BOARD - Page B - 34
DDRII SO-DIMM_2 - Page B - 11
AUDIO AMP TPA6017 - Page B - 23
AUDIO/ USB/ RJ11 BOARD - Page B - 35
SiS307ELV - Page B - 12
SATA HDD, POWER GOOD & SW - Page B - 24
POWER SWITCH & LID BOARD - Page B - 36
PANEL, CRT - Page B - 13
ODD, MDC, TP Conn, 3G - Page B - 25
Schematic
Diagrams
B.Schematic Diagrams
SYSTEM BLOCK DIAGRAM - Page B - 2
Table B - 1

Version Note
The schematic diagrams in this chapter
are based upon version 6-7P-C4804-004.
If your mainboard (or
other boards) are a later version, please
check with the Service
Center for updated diagrams (if required).
B - 1
hexainf@hotmail.com
Diagram - Page
Schematic Diagrams
SYSTEM BLOCK DIAGRAM
AC-IN,CHARGER
CLEVO C4800 System Block Diagram
+VCORE
14.318 MHz
1.05VS,1.2V,1.5V
Colck Generator
ICS9LPR600
Intel Penryn
PROCESSOR
56pins TSSOP
17 .1 *8 .1 *1. 2m m
Memory Termination
0.9VS,1.8V
4 79 pin s s oc ket P
DDRII
SO-DIMM0
Audio Board
3 5*35 *2. 7m m
B.Schematic Diagrams
USB, SPDIF, MIC IN
HEADPHONE
VDD3,VDD5,3.3V,5V
DDRII
SO-DIMM1
FSB
LCD CONNECTOR,
INVERTER
Sheet 1 of 35
SYSTEM BLOCK
DIAGRAM
800/1066 MHz
LVDS (TV)
SiS307ELV
NORTH BRIDGE
SiSM672
169balls BGA
1 3*1 3*1 .7 mm
CLICK BOARD
TOUCH PAD
Synaptic
810602-1703
CRT
SYSTEM POWER
Clock Buffer
ICS9P935
28pins SSOP
17 .1 *8. 1*1. 2m m
533/667(/800) MHz
RJ-11
852 balls TEBGA
MIC
IN
HP
OUT
3 5*35 *2. 4m m
AZALIA
MDC
MODULE
32.768 KHz
EC
ITE 8502E
SPI
MuTIOL 1G
128pins LQFP
14 *14 *1 .6 mm
LPC
MDC CON
33 MHz
SOUTH BRIDGE
SiS968
INT. K/B
EC SMBUS
THERMAL
SENSOR
F75383M
570balls mBGA
SMART
BATTERY
SMART
FAN
AZALIA LINK
PCIE
SATA ODD
CCD
B - 2 SYSTEM BLOCK DIAGRAM
48pins LQFP
9*9 *1 .6 mm
24pins TSSOP
9 .8 *6 .4 *1. 2m m
24 MHz
INT SPK
INT MIC
100 MHz
32.768KHz
New Card
SOCKET
(USB0)
USB2.0
480 Mbps
USB6
AUDIO AMP
N7010
27 *27 *2 .5 mm
SATA I/II 3.0Gb/s
SATA HDD,
LID
Azalia Codec
Realtek
ALC272
(USB7)
3G CARD
USB4
SHEET 24
Bluetooth
USB2
(JUSB2)
USB & Phone
Jack B'd
(JUSB1)
Mini PCIE
SOCKET
(USB1)
CARD READER
LAN 10/100
MINI PCIE
7IN1
SOCKET
GOLAN
JMC261
RJ-45
Schematic Diagrams
Penryn 1/2
H _S TP C L K #
H _I N T R
H _N MI
H _S MI #
D5
C6
B4
A3
Z0 20 1
Z0 20 2
Z0 20 3
Z0 20 4
Z0 20 5
Z0 20 6
Z0 20 7
Z0 20 8
Z0 20 9
1 . 0 5V S
R 80
R 29 2
R 29 3
1 K _0 4
1 K _0 4
1 K _0 4
C PU _ BSEL 2
C PU _ BSEL 1
C PU _ BSEL 0
R 79
68_04
H _ P R OC H O T #
R
R
R
R
R
R
R
R
R
R
R
56_04
56_04
56_04
56_04
56_04
56_04
56_04
56_04
56_04
56_04
56_04
H
H
H
H
H
H
H
H
H
H
H
M4
N5
T2
V3
B2
D2
D 22
D3
F6
H IT #
H I TM #
A [1 7 ]#
A [1 8 ]#
A [1 9 ]#
A [2 0 ]#
A [2 1 ]#
A [2 2 ]#
A [2 3 ]#
A [2 4 ]#
A [2 5 ]#
A [2 6 ]#
A [2 7 ]#
A [2 8 ]#
A [2 9 ]#
A [3 0 ]#
A [3 1 ]#
A [3 2 ]#
A [3 3 ]#
A [3 4 ]#
A [3 5 ]#
A D S TB [ 1] #
A 2 0M #
F E R R#
I GN N E #
D[0 1 ]
D[0 2 ]
D[0 3 ]
D[0 4 ]
D[0 5 ]
D[0 6 ]
D[0 7 ]
D[0 8 ]
D[0 9 ]
H _ B R 0#
H _B R 0 #
4
D 20
B3
H_ IE R R#
H _ I N I T#
H _I N I T #
15
H 4
H _L O C K # 4
H_ CP UR ST #
H _C P U R S T # 4
H _R S # 0
4
H _R S # 1
4
H _R S # 2
4
H _T R D Y # 4
G6
E4
AD 4
AD 3
AD 1
AC 4
AC 2
AC 1
AC 5
AA6
AB3
AB5
AB6
C 20
H _H I T #
H _H I T M#
H_ B P M 0 #
H_ B P M 1 #
H_ B P M 2 #
H_ B P M 3 #
H_ P R DY #
H _ P R E Q#
H_ T CK
H_ T DI
H_ T DO
H _ T MS
H_ T RST #
H_ DB R#
4
4
4
4
4
4
R2 9
R2 6
R2 5
R3 1
R2 8
5 1 _ 1 %_ 0 4
5 1 _ 1 %_ 0 4
5 1 _ 1 %_ 0 4
5 1 _ 1 %_ 0 4
5 6 _ 1 %_ 0 4
R4 0
5 4 . 9 _ 1% _ 0 4
P R OC H OT #
T H E RM D A
T HER M DC
TH E R MT R I P #
H CLK
BC L K [0 ]
BC L K [1 ]
D 21
A2 4
B2 5
C 7
H _ P R O C H OT #
H _ TH E R MD A
H _ TH E R MD C
1 . 0 5V S
H _P R O C H OT # 1 5
H _ TH R M T R I P #
A2 2
A2 1
E2 2
F24
E2 6
G2 2
F23
G2 5
E2 5
E2 3
K2 4
G2 4
J2 4
J2 3
H2 2
F26
K2 2
H2 3
J2 6
H2 6
H2 5
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
N2 2
K2 5
P2 6
R2 3
L2 3
M2 4
L2 2
M2 3
P2 5
P2 3
P2 2
T2 4
R2 4
L2 5
T2 5
N2 5
L2 6
M2 6
N2 4
_ D# 1 6
_ D# 1 7
_ D# 1 8
_ D# 1 9
_ D# 2 0
_ D# 2 1
_ D# 2 2
_ D# 2 3
_ D# 2 4
_ D# 2 5
_ D# 2 6
_ D# 2 7
_ D# 2 8
_ D# 2 9
_ D# 3 0
_ D# 3 1
4
4
4
H_ D S T B N# 1
H _ D S TB P # 1
H_ D INV # 1
18
18
18
AD2 6
C2 3
Z 0 2 10
Z 0 2 11
D2 5
C2 4
Z 0 2 12
C 4 2 4 * . 1 U _ 1 0 V _ X 7 R _ 0 4 Z 0 2 13 A F 2 6
AF1
Z 0 2 14
A2 6
Z 0 2 15
C3
Z 0 2 16
C P U _ B S E L0
B2 2
CP U _ B S E L 0
C P U _ B S E L1
B2 3
CP U _ B S E L 1
C2 1
C P U _ B S E L2
CP U _ B S E L 2
R2 9 4
R2 8 9
H _ T H R M TR I P # 1 5
H _ CL K_ CP U 1 8
H _ CL K_ CP U# 1 8
H _ D# 0
H _ D# 1
H _ D# 2
H _ D# 3
H _ D# 4
H _ D# 5
H _ D# 6
H _ D# 7
H _ D# 8
H _ D# 9
H _ D# 1 0
H _ D# 1 1
H _ D# 1 2
H _ D# 1 3
H _ D #1 4
H _ D# 1 5
H_ D S T B N# 0
H _ D S TB P # 0
H_ D INV # 0
H _ D #[ 6 3 : 0 ]
1 . 0 5V S
THERM AL
S T PCL K#
LI N T 0
LI N T 1
S MI #
RS V
RS V
RS V
RS V
RS V
RS V
RS V
RS V
RS V
BP M [0 ]#
BP M [1 ]#
BP M [2 ]#
BP M [3 ]#
P R DY #
P REQ #
TC K
TD I
T DO
TM S
TR ST#
DBR #
H _ D #[ 6 3 : 0 ]
H _D E F E R # 4
H _D R D Y # 4
H _D B S Y # 4
F1
C 1
F3
F4
G3
G2
4
*1 K _ 0 4
*1 K _ 0 4
C P U _G T L R E F
Layout Note:
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
[0 ]#
[1 ]#
[2 ]#
[3 ]#
[4 ]#
[5 ]#
[6 ]#
[7 ]#
[8 ]#
[9 ]#
[1 0 ]#
[1 1 ]#
[1 2 ]#
[1 3 ]#
[1 4 ]#
[1 5 ]#
S T B N [0 ]#
S T B P [0 ]#
IN V [0 ]#
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
[1 6 ]#
[1 7 ]#
[1 8 ]#
[1 9 ]#
[2 0 ]#
[2 1 ]#
[2 2 ]#
[2 3 ]#
[2 4 ]#
[2 5 ]#
[2 6 ]#
[2 7 ]#
[2 8 ]#
[2 9 ]#
[3 0 ]#
[3 1 ]#
S T B N [1 ]#
S T B P [1 ]#
IN V [1 ]#
G T L RE F
T E S T1
T E S T2
T E S T3
T E S T4
T E S T5
T E S T6
T E S T7
B S EL [0 ]
B S EL [1 ]
B S EL [2 ]
D[3 2 ]#
D[3 3 ]#
D[3 4 ]#
D[3 5 ]#
D[3 6 ]#
D[3 7 ]#
D[3 8 ]#
D[3 9 ]#
D[4 0 ]#
D[4 1 ]#
D[4 2 ]#
D[4 3 ]#
D[4 4 ]#
D[4 5 ]#
D[4 6 ]#
D[4 7 ]#
DS T B N [2 ]#
D ST B P[2 ]#
DIN V [2 ]#
DATA GRP 2
CONTROL
RE S E T #
R S[0 ]#
R S[1 ]#
R S[2 ]#
T R DY #
[0 ]#
[1 ]#
[2 ]#
[3 ]#
[4 ]#
4
4
4
D[4 8 ]#
D[4 9 ]#
D[5 0 ]#
D[5 1 ]#
D[5 2 ]#
D[5 3 ]#
D[5 4 ]#
D[5 5 ]#
D[5 6 ]#
D[5 7 ]#
D[5 8 ]#
D[5 9 ]#
D[6 0 ]#
D[6 1 ]#
D[6 2 ]#
D[6 3 ]#
DS T B N [3 ]#
D ST B P[3 ]#
DIN V [3 ]#
C OM P [ 0 ]
C OM P [ 1 ]
C OM P [ 2 ]
C OM P [ 3 ]
MI SC
DP R S T P #
D PSL P#
D PW R #
P W R GO OD
SL P#
P S I#
Y 22
A B 24
V2 4
V2 6
V2 3
T2 2
U 25
U 23
Y 25
W 22
Y 23
W 24
W 25
A A 23
A A 24
A B 25
Y 26
A A 26
U 22
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
#32
#33
#34
#35
#36
#37
#38
#39
#40
#41
#42
#43
#44
#45
#46
#47
AE
AD
AA
AB
AB
AC
AD
AE
AF
AC
AE
AD
AC
AD
AF
AC
AE
AF
AC
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
_D
#48
#49
#50
#51
#52
#53
#54
#55
#56
#57
#58
#59
#60
#61
#62
#63
H _ DS T B N # 2 4
H _ DS T B P # 2 4
H _ DIN V # 2 4
24
24
21
22
21
26
20
22
23
25
21
21
22
23
22
23
25
24
20
R 26
U 26
AA 1
Y 1
H _ D # [6 3 :0 ] 4
H _ D # [6 3 :0 ] 4
H _ DS T B N # 3 4
H _ DS T B P # 3 4
H _ DIN V # 3 4
C OM P 0
C OM P 1
C OM P 2
C OM P 3
E5
B5
D 24
D 6
D 7
AE 6
H_ D P S L P #
H _ D P W R #_ R
H_ P W RG D
H _ C P U S LP #
P S I#
H _ DP RS T P # 6 ,2 9
H _ DP S L P# 6
R6 7
*0 _ 0 4
Sheet 2 of 35
Penryn 1/2
H _ DP W R# 4
H _ P W R GD 4
H _ CP US L P # 1 5
P SI#
29
P e nr y n
R2 7 7
C686 Close to TEST4 (Pin AF26)
1K _1 % _ 0 4
C 430
C 4 25
R2 7 6
1 U _ 6. 3 V _ X 5 R _0 6
.0 1 U_ 1 6 V_ X 7 R_ 0 4
2 K _ 1% _ 0 4
1 .0 5 V S
CPU_GRFE=0.7V
Layout Note:
0.5" max, Zo= 55 Ohms
P e n ry n
78
82
54
87
70
74
77
83
73
62
88
_ T H R MT R IP #
_ F E R R#
_ S T P C LK #
_ I N I T#
_ I GN N E #
_ S M I#
_ A 2 0 M#
_ CP USL P #
_ NM I
_ INT R
_ DP S L P #
( SiS Recommandation 200p)
* 5 1 _0 4
* 3 3 0_ 0 4
H _ CP UR S T #
H _ P W R GD
R 48
* 5 1 _0 4
H _ B R 0#
R
R
R
R
R
R
56_04
56_04
1 5 0 _ 1 % _0 4
3 9 . 2 _ 1 % _0 4
1 5 0 _ 1 % _0 4
* 5 6 _0 4
H
H
H
H
H
H
CO M P 0
CO M P 1
CO M P 2
CO M P 3
C 4 95
* .1 U_ 1 6 V _ 0 4
Thermal IC
Z0225
63
30
36
37
75
66
_ IE R R#
_ P R E Q#
_ T DI
_ T MS
_ DB R#
_ DP W R# _ R
U 25
C 94
R 34
R 39
10_04
1 00 P _5 0 V _ 0 4
2 7 . 4 _ 1 % _0 4
680_04
R9 0
R9 1
VD D
D +
T HE R M
AL ER T
D G ND
S D A TA
S C LK
4
6
Z0226
R9 2
1 0 K_ 0 4
* 1 0 m li _ s ho rt - N M N P
R3 3
R 32
R2 7 8
R 279
5 4. 9_ 1 % _ 0 4
2 7 . 4 _ 1 %_ 0 4
5 4 . 9_ 1 % _ 0 4
2 7 . 4 _ 1 % _0 4
3 .3 V
T H E R M_ A L E R T # 1 9
* 0_ 0 4
C 4 91
1 0 0 0 P _ 50 V _ 0 4
3
5
A S C 7 5 2 5 / W 8 3 L 77 1
W 8 3L 7 7 1 A W G
H _ DP W R# _ R
H _ P W R GD
H _ T CK
H _ T RS T #
1
2
H _T H E R MD A
H _T H E R MD C
R 65
0.5" Max, Zo=27.4 Ohms(20mil)
0.5" Max, Zo=55
Ohms(5mil)
is 18 mils wide trace for outer
mils wide trace if on internal
3. 3 V
CPU to SB interface
R 47
R 55
Layout note:
COMP0, COMP2:
COMP1, COMP3:
Best estimate
layers and 14
layers.
If PROCHOT# is routed between CPU, IMVP and MCH,
pull-up resistor has to be 68 ohm ? 5%. If not
use, pull-up resistor has to be 56 ohm ? 5%
Layout Note:
Route H_THERMDA and
H_THERMDC on same layer.
10 mil trace on 10 mil spacing.
7
8
S MD _ C P U _ T H E R M
S MC _ C P U _ T H E R M
19
19
1 . 0 5V S
3 .3 V
V D D3
3 ,4 ,6 ,7 ,1 7 ,3 1
1 2 , 1 3 , 1 5 , 16 , 1 7 , 2 0 , 2 3 , 24 , 2 5 , 3 0 , 3 1, 32
1 3 , 1 6 , 1 9 , 25 , 2 6 , 2 7 , 2 8 , 30 , 3 2
Layout Note:
Close to Thermal IC
ADM1032 1000p
F75383M 2200p
Penryn 1/2 B - 3
hexainf@hotmail.com
H_ ST P C L K#
H _ INT R
H _ N MI
H _ S MI #
L OC K #
H _A D S #
H _B N R #
H _B P R I #
H 5
F2 1
E1
B.Schematic Diagrams
H _A 20 M #
H_ F E RR #
H _I GN N E #
15
15
15
15
A6
A5
C4
I E RR #
IN IT #
H 1
E2
G5
DATA GRP 1
15
15
H _A 20 M #
H _F E R R #
H _I G N N E #
B R0 #
IC H
15
H_ AD ST B # 1
RE Q
RE Q
RE Q
RE Q
RE Q
D EF ER #
DR DY #
D BSY #
ADDR
GROUP_1
4
Y2
U5
R3
W6
U4
Y5
U1
R4
T5
T3
W2
W5
Y4
U2
V4
W3
AA4
AB2
AA3
V1
H_ A # 1 7
H_ A # 1 8
H_ A # 1 9
H_ A # 2 0
H_ A # 2 1
H_ A # 2 2
H_ A # 2 3
H_ A # 2 4
H_ A # 2 5
H_ A # 2 6
H_ A # 2 7
H_ A # 2 8
H_ A # 2 9
H_ A # 3 0
H_ A # 3 1
H_ A # 3 2
H_ A # 3 3
H_ A # 3 4
H_ A # 3 5
AD S#
B NR #
B PR I#
DATA GRP 3
H _ A # [3 5 :3 ]
K3
H2
K2
J3
L1
H _ R E Q# 0
H _ R E Q# 1
H _ R E Q# 2
H _ R E Q# 3
H _ R E Q# 4
JS K T 1B
A [3 ]#
A [4 ]#
A [5 ]#
A [6 ]#
A [7 ]#
A [8 ]#
A [9 ]#
A [1 0 ]#
A [1 1 ]#
A [1 2 ]#
A [1 3 ]#
A [1 4 ]#
A [1 5 ]#
A [1 6 ]#
A D S TB [ 0] #
XDP/ITP SIGNALS
4
J4
L5
L4
K5
M3
N2
J1
N3
P5
P2
L2
P4
P1
R1
M1
_ A# 3
_ A# 4
_ A# 5
_ A# 6
_ A# 7
_ A# 8
_ A# 9
_ A# 1 0
_ A# 1 1
_ A# 1 2
_ A# 1 3
_ A# 1 4
_ A# 1 5
_ A# 1 6
DATA GRP 0
H _A D S T B # 0
H _ R E Q# [ 4 : 0 ]
J SKT1 A
H
H
H
H
H
H
H
H
H
H
H
H
H
H
ADDR
GROUP_0
4
4
H _A #[ 35 : 3 ]
RESERVED
4
Schematic Diagrams
Penryn 2/2
VCO
RE
PLACE NEAR CPU
C436
C457
C57
C437
C445
C473
10u_
6. 3
V_X
5R_06
10u_6
.3
V_X
5R_06
10u_6
.3
V_X5
R_06
*1
0u_6.3V_X5R_06
10u_6
. 3V_X5
R_06
10u_6.3V_X5
R_06
C31
C50
C493
C42
C421
C494
10u_
6. 3
V_X
5R_06
10u_6
.3
V_X
5R_06
*1
0u_6.3V_X5R_06
10u_6
.3
V_X5
R_06
10u_6
. 3V_X5
R_06
*1
0u_6.3V_X5R_06
C36
C455
C62
C438
C75
C65
10u_
6. 3
V_X
5R_06
10u_6
.3
V_X
5R_06
10u_6
.3
V_X5
R_06
10u_6
.3
V_X5
R_06
10u_6
. 3V_X5
R_06
10u_6.3V_X5
R_06
JSKT1D
VCO
RE
VCO
RE
B.Schematic Diagrams
JSKT1
C
Sheet 3 of 35
Penryn 2/2
A7
A9
A10
A12
A13
A15
A17
A18
A20
B7
B9
B10
B12
B14
B15
B17
B18
B20
C9
C10
C12
C13
C15
C17
C18
D9
D10
D12
D14
D15
D17
D18
E7
E9
E10
E12
E13
E15
E17
E18
E20
F7
F9
F10
F12
F14
F15
F17
F18
F20
AA7
AA9
AA10
AA12
AA13
AA15
AA17
AA18
AA20
AB9
AC10
AB10
AB12
AB14
AB15
AB17
AB18
VCC[001
]
VCC[002
]
VCC[003
]
VCC[004
]
VCC[005
]
VCC[006
]
VCC[007
]
VCC[008
]
VCC[009
]
VCC[010
]
VCC[011
]
VCC[012
]
VCC[013
]
VCC[014
]
VCC[015
]
VCC[016
]
VCC[017
]
VCC[018
]
VCC[019
]
VCC[020
]
VCC[021
]
VCC[022
]
VCC[023
]
VCC[024
]
VCC[025
]
VCC[026
]
VCC[027
]
VCC[028
]
VCC[029
]
VCC[030
]
VCC[031
]
VCC[032
]
VCC[033
]
VCC[034
]
VCC[035
]
VCC[036
]
VCC[037
]
VCC[038
]
VCC[039
]
VCC[040
]
VCC[041
]
VCC[042
]
VCC[043
]
VCC[044
]
VCC[045
]
VCC[046
]
VCC[047
]
VCC[048
]
VCC[049
]
VCC[050
]
VCC[051
]
]
VCC[052
VCC[053
]
VCC[054
]
VCC[055
]
VCC[056
]
VCC[057
]
VCC[058
]
VCC[059
]
VCC[060
]
VCC[061
]
VCC[062
]
VCC[063
]
VCC[064
]
VCC[065
]
VCC[066
]
VCC[067
]
VCC[068]
VCC[069]
VCC[070]
VCC[071]
VCC[072]
VCC[073]
VCC[074]
VCC[075]
VCC[076]
VCC[077]
VCC[078]
VCC[079]
VCC[080]
VCC[081]
VCC[082]
VCC[083]
VCC[084]
VCC[085]
VCC[086]
VCC[087]
VCC[088]
VCC[089]
VCC[090]
VCC[091]
VCC[092]
VCC[093]
VCC[094]
VCC[095]
VCC[096]
VCC[097]
VCC[098]
VCC[099]
VCC[100]
VCCP[01]
VCCP[02]
VCCP[03]
VCCP[04]
VCCP[05]
VCCP[06]
VCCP[07]
VCCP[08]
VCCP[09]
VCCP[10]
VCCP[11]
VCCP[12]
VCCP[13]
VCCP[14]
VCCP[15]
VCCP[16]
VCCA[01]
VCCA[02]
VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]
VCCSENSE
AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20
Power Plane 2A
G21
V6
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21
B26
C26
AD6
AF5
AE5
AF4
AE3
AF3
AE2
AF7
AE7
1.05VS
Layout note:
Near pin B26
L
55
HCB1608KF-121T25
130mA
1.5VS
C488
C4
89
C486
.01U_16V_X7
R_04
*10U_6.3V_X5R_08
1U_6.3V_X5R_06
Z0301
H_VID0
H_VID1
H_VID2
H_VID3
H_VID4
H_VID5
H_VID6
H_VID[6:0] 29
VCCSENSE
VCCSENSE 29
VSSSENSE
VSSSENSE 2
9
VSSSENSE
Penry n
.
R21
R2
0
Layout note:
*15mil_short- NMNP *15mil_short -NMNP
VCORE
Route VCCSENSE and
VSSSENSE traces at 27.4
ohms with 50 mils spacing.
Place PU and PD within 1
inch of CPU.
A4
A8
A11
A14
A16
A19
A23
AF2
B6
B8
B11
B13
B16
B19
B21
B24
C5
C8
C11
C14
C16
C19
C2
C22
C25
D1
D4
D8
D11
D13
D16
D19
D23
D26
E3
E6
E8
E11
E14
E16
E19
E21
E24
F5
F8
F11
F13
F16
F19
F2
F22
F25
G4
G1
G23
G26
H3
H6
H21
H24
J2
J5
J22
J25
K1
K4
K23
K26
L3
L6
L21
L24
M2
M5
M22
M25
N1
N4
N23
N26
P3
VSS[001]
VSS[002]
VSS[003]
VSS[004]
VSS[005]
VSS[006]
VSS[007]
VSS[008]
VSS[009]
VSS[010]
VSS[011]
VSS[012]
VSS[013]
VSS[014]
VSS[015]
VSS[016]
VSS[017]
VSS[018]
VSS[019]
VSS[020]
VSS[021]
VSS[022]
VSS[023]
VSS[024]
VSS[025]
VSS[026]
VSS[027]
VSS[028]
VSS[029]
VSS[030]
VSS[031]
VSS[032]
VSS[033]
VSS[034]
VSS[035]
VSS[036]
VSS[037]
VSS[038]
VSS[039]
VSS[040]
VSS[041]
VSS[042]
VSS[043]
VSS[044]
VSS[045]
VSS[046]
VSS[047]
VSS[048]
VSS[049]
VSS[050]
VSS[051]
VSS[052]
VSS[053]
VSS[054]
VSS[055]
VSS[056]
VSS[057]
VSS[058]
VSS[059]
VSS[060]
VSS[061]
VSS[062]
VSS[063]
VSS[064]
VSS[065]
VSS[066]
VSS[067]
VSS[068]
VSS[069]
VSS[070]
VSS[071]
VSS[072]
VSS[073]
VSS[074]
VSS[075]
VSS[076]
VSS[077]
VSS[078]
VSS[079]
VSS[080]
VSS[081]
P6
P21
P24
R2
R5
R2
2
R2
5
T1
T4
T23
T26
U3
U6
U2
1
U2
4
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y2
1
Y2
4
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
A2
AF6
AF8
AF11
AF13
AF16
AF19
AF21
A25
AF25
VSS[ 0
82]
VSS[ 0
83]
VSS[ 0
84]
VSS[ 0
85]
VSS[ 0
86]
VSS[ 0
87]
VSS[ 0
88]
VSS[ 0
89]
VSS[ 0
90]
VSS[ 0
91]
VSS[ 0
92]
VSS[ 0
93]
94]
VSS[ 0
95]
VSS[ 0
VSS[ 0
96]
VSS[ 0
97]
VSS[ 0
98]
VSS[ 0
99]
VSS[ 1
00]
VSS[ 1
01]
VSS[ 1
02]
VSS[ 1
03]
VSS[ 1
04]
VSS[ 1
05]
06]
VSS[ 1
VSS[ 1
07]
VSS[ 1
08]
VSS[ 1
09]
VSS[ 1
10]
VSS[ 1
11]
VSS[ 1
12]
VSS[ 1
13]
VSS[ 1
14]
VSS[ 1
15]
VSS[ 1
16]
VSS[ 1
17]
VSS[ 1
18]
VSS[ 1
19]
VSS[ 1
20]
VSS[ 1
21]
VSS[ 1
22]
VSS[ 1
23]
VSS[ 1
24]
VSS[ 1
25]
VSS[ 1
26]
VSS[ 1
27]
VSS[ 1
28]
VSS[ 1
29]
VSS[ 1
30]
VSS[ 1
31]
VSS[ 1
32]
VSS[ 1
33]
VSS[ 1
34]
VSS[ 1
35]
VSS[ 1
36]
VSS[ 1
37]
VSS[ 1
38]
VSS[ 1
39]
VSS[ 1
40]
VSS[ 1
41]
VSS[ 1
42]
VSS[ 1
43]
VSS[ 1
44]
VSS[ 1
45]
VSS[ 1
46]
VSS[ 1
47]
VSS[ 1
48]
VSS[ 1
49]
VSS[ 1
50]
VSS[ 1
51]
VSS[ 1
52]
VSS[ 1
53]
VSS[ 1
54]
VSS[ 1
55]
VSS[ 1
56]
VSS[ 1
57]
VSS[ 1
58]
VSS[ 1
59]
VSS[ 1
60]
VSS[ 1
61]
VSS[ 1
62]
VSS[ 1
63]
VCO
RE
VCO
RE
VCO
RE
C478
C66
C6
8
C2
9
C3
0
C5
2
1U_6.3V_X5R_06
*1U_6.3V_X5R_06
1U_6.3V_X5R_06
1U_6.3V_
X5R_06
1U_6.3V_
X5R_06
1U_6.3V_
X5R_06
C63
C60
C5
6
C4
79
C4
7
C7
9
1U_6.3V_X5R_06
1U_6.3V_X5R_06
*1U_6.3V_X5R_06
1U_6.3V_
X5R_06
1U_6.3V_
X5R_06
1U_6.3V_
X5R_06
C477
C490
C4
51
C4
76
C4
80
C4
92
.1U_10V_X7R_04
.1U_
10V_X7R_04
.1U_
10V_X7R_04
.1U_
10V_
X7R_04
.1U_
10V_
X7R_04
.1U_1
0V_
X7R_04
C55
C6
1
C2
6
C3
9
.1U_
10V_X7R_04
.1U_
10V_X7R_04
.1U_
10V_
X7R_04
.1U_
10V_
X7R_04
C67
C58
C5
4
C6
9
C7
4
C4
1
.1U_10V_X7R_04
.1U_
10V_X7R_04
.1U_
10V_X7R_04
.1U_
10V_
X7R_04
*. 1
U_10V_X7R_04
.1U_1
0V_
X7R_04
VCO
RE
VCO
RE
PLACE NEAR CPU
1.05VS
C454
+
150
U_4V_B2
5/10
1.05VS
Pen
r yn
.
VCORE
1.05
VS
1.5VS
B - 4 Penryn 2/2
29
2,4,6,7,17,31
6,25,31
Schematic Diagrams
SiS672_HOST_PCIE 1/5
NB_PCREQ#
U24C
B16
C17
C1XAVDD
C1XAVSS
A17
B18
C4XAVDD
C4XAVSS
W24
U24
R24
N24
L21
NB_GTLREF
C4XAVDD
C4XAVSS
HVREF
HVREF
HVREF
HVREF
HVREF
PCREQ#
EDRDY#
H_DPWR#
E21
NC2 (DPWR#)
18
18
H_CLK_NB
H_CLK_NB#
F18
G18
CPUCLK
CPUCLK#
2
2
2
2
2
2
2
H_LOCK#
H_DEFER#
H_TRDY#
H_CPURST#
H_PWRGD
H_BPRI #
H_BR0#
L32
P30
P31
F21
P28
N30
P33
HLOCK#
DEFER#
HTRDY#
CPURST#
CPUPWRGD
BPRI#
BREQ0#
2
2
2
H_RS#0
H_RS#1
H_RS#2
K34
M31
K33
2
2
2
2
2
2
2
H_ADS#
H_HITM#
H_HIT#
H_DRDY#
H_DBSY#
H_BNR#
H_REQ#[ 4:0]
M34
N34
N32
M33
L34
M32
ADS#
HITM#
HIT#
DRDY#
DBSY#
BNR#
T34
R30
R29
R32
P34
HREQ0#
HREQ1#
HREQ2#
HREQ3#
HREQ4#
U34
AA34
HASTB0#
HASTB1#
2
2
2
2
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4
H_ADSTB#0
H_ADSTB#1
H_A#[35:3]
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35
1.8VS
T32
T28
T31
T33
T30
U32
U30
V34
U29
V33
V32
V28
V31
W34
Y33
W32
V30
W30
Y34
Y28
W29
Y32
Y30
Y31
AA32
AA30
AA29
AB33
AB34
AB32
AC34
AB30
AB31
RS0#
RS1#
RS2#
HA3#
HA4#
HA5#
HA6#
HA7#
HA8#
HA9#
HA10#
HA11#
HA12#
HA13#
HA14#
HA15#
HA16#
HA17#
HA18#
HA19#
HA20#
HA21#
HA22#
HA23#
HA24#
HA25#
HA26#
HA27#
HA28#
HA29#
HA30#
HA31#
HA32#
HA33#
HA34#
HA35#
SiSM672
C1XAVDD
L47
HCB1005KF- 121T20
C448
*10U_10V_08
NC15
Ho st
DBI 0#
DBI 1#
DBI 2#
DBI 3#
HDSTBN0#
HDSTBN1#
HDSTBN2#
HDSTBN3#
HDSTBP0#
HDSTBP1#
HDSTBP2#
HDSTBP3#
HPCOMP
HNCOMP
C461
C70
.1U_10V_X7R_04
.01U_16V_X
7R_04
10U_10V_08
NC1
77mA
C113
C117
.01U_16V_X7R_04
.1U_10V_X7R_04
P7
R7
T7
U7
V7
PE0RX0
PE0RX0#
D7
G16
PE0RX1
PE0RX1#
PE0RX2
PE0RX2#
PE0RX3
PE0RX3#
PE0RX4
PE0RX4#
PE0RX5
PE0RX5#
PE0RX6
PE0RX6#
PE0RX7
PE0RX7#
Z0402
Z0403
Z0404
Z0405
Z0406
Z0407
Z0408
Z0409
Z0410
Z0411
Z0412
Z0413
Z0414
Z0415
Z0416
Z0417
E4
E5
F1
G1
H3
H2
H1
J1
K1
K2
L1
M1
N1
N2
P1
R1
T1
T2
U1
V1
W1
W2
Y1
AA1
AB1
AB2
AC1
AD1
AE1
AE2
AF1
AG1
U24D
PCIEAVDD
PCIEAVDD
PCIEAVDD
PCIEAVDD
PCIEAVDD
REFCLK+ T5
T4
REFCLK-
PCIE_CLK_NB 18
PCIE_CLK_NB# 18
PME#
INTX#
PERP0
PERN0
PERP1
PERN1
PERP2
PERN2
PERP3
PERN3
PERP4
PERN4
PERP5
PERN5
PERP6
PERN6
PERP7
PERN7
PERP8
PERN8
PERP9
PERN9
PERP10
PERN10
PERP11
PERN11
PERP12
PERN12
PERP13
PERN13
PERP14
PERN14
PERP15
PERN15
PETP0
PETN0
PETP1
PETN1
PETP2
PETN2
PETP3
PETN3
PETP4
PETN4
PETP5
PETN5
PETP6
PETN6
PETP7
PETN7
PETP8
PETN8
PETP9(HDVBP2)
PETN9(HDVBN2)
PETP10(HDVBP1)
PETN10(HDVBN1)
PETP11(HDVBP0)
PETN11(HDVBN0)
PETP12
PETN12
PETP13(HDVAP2)
PETN13(HDVAN2)
PETP14(HDVAP1)
PETN14(HDVAN1)
PETP15(HDVAP0)
PETN15(HDVAN0)
G6 Z0438 C92
H6 Z0439 C96
G4 Z0440
G5 Z0441
J6 Z0442
K6 Z0443
J4 Z0444
J5 Z0445
L6 Z0446
M6 Z0447
M4 Z0448
M5 Z0449
P6 Z0450
R6 Z0451
P4 Z0452
P5 Z0453
V6 Z0454
W6 Z0455
W4
W5
Y6
AA6
AA4
AA5
AB6 Z0462
AC6 Z0463
AC4
AC5
AD6
AE6
AE4
AE5
.1U_10V_X7R_04
.1U_10V_X7R_04
PE0TX0 25
PE0TX0# 25
HDVBP2
HDVBN2
HDVBP1
HDVBN1
HDVBP0
HDVBN0
11
11
11
11
11
11
HDVAP2
HDVAN2
HDVAP1
HDVAN1
HDVAP0
HDVAN0
11
11
11
11
11
11
Sheet 4 of 35
SiS672_HOST_PCI
E 1/5
SiSM672
H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3
H33
E31
B28
D24
H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3
H34
D32
A28
E24
H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3
R287
2
2
2
2
110_1%_06
R286
10_1%_04
NB_COMP
NB_COMP#
NB_PCIE_1.2VS
L11
HCB1005KF-121T20
25
25
J32
E32
F27
F23
A21
C21
1.2VS
16, 20,25 PCIE_WAKE#
6,14 PCI_INT#A
2
2
2
2
2
2
2
2
C4XAVDD
C466
C1XAVSS
H_D#[63:0] 2
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
1.8VS
L9
NC_04
N29
M30
M28
L30
L29
K28
K31
K30
H31
G34
H32
G32
K32
F34
F33
F32
H28
J30
H30
G29
J29
G30
F30
D33
D34
B32
B33
C34
D31
A32
A31
C31
B30
C30
A30
D28
G28
C29
C28
E28
E27
C27
G26
E26
D26
B26
A26
C26
G22
C24
A25
B24
C25
A24
E23
E25
G24
D22
C22
E22
C23
A23
A22
B22
B.Schematic Diagrams
R34
P32
NB_PCREQ#
Z0401
HD0#
HD1#
HD2#
HD3#
HD4#
HD5#
HD6#
HD7#
HD8#
HD9#
HD10#
HD11#
HD12#
HD13#
HD14#
HD15#
HD16#
HD17#
HD18#
HD19#
HD20#
HD21#
HD22#
HD23#
HD24#
HD25#
HD26#
HD27#
HD28#
HD29#
HD30#
HD31#
HD32#
HD33#
HD34#
HD35#
HD36#
HD37#
HD38#
HD39#
HD40#
HD41#
HD42#
HD43#
HD44#
HD45#
HD46#
HD47#
HD48#
HD49#
HD50#
HD51#
HD52#
HD53#
HD54#
HD55#
HD56#
HD57#
HD58#
HD59#
HD60#
HD61#
HD62#
HD63#
C1XAVDD
C1XAVSS
1.05VS
1.05VS
R86
C122
75_1%_04
.01U_16V_X7R_04
NB_GTL REF=0. 7V
HCB1005KF-121T20
NB_GTLREF
C76
C82
R85
C126
C108
.1U_10V_X7R_04
.01U_16V_X7R_04
150_1%_04
.01U_16V_X7R_04
.1U_10V_X7R_04
1.05VS
1.2VS
1.8VS
2,3,6,7, 17, 31
7,27
5,6,7,11,12, 14,15,16,17,18,27
NC_04
C4XAVSS
Plac e unde r M672
sold er sid e
SiS672_HOST_PCIE 1/5 B - 5
hexainf@hotmail.com
*56_04
PCIE
R89
1. 05VS
Schematic Diagrams
SiS672_DRAM 2/5
9
,1
0 M
_A_DQ[63: 0]
1.8VS
D1XAVDD
L48
HCB1005KF- 12
1T20
C442
C4
60
C465
1
0U_10V_08
.1U_1
0V_X7R_04
.01U_16V_X7R_04
NC13
9
, 10
M_
DM0
9
, 10
M
_DQ
S0
9
, 10
M_DQS0#
9
,1
0 M
_A_DQ[63: 0]
NC_04
D1XAVSS
B.Schematic Diagrams
1.8VS
D4XAVDD
L13
HCB1005KF- 12
1T20
C180
C1
73
C176
*10U_10V_08
.1U_1
0V_X7R_04
.01U_16V_X7R_04
NC2
9
, 10
M_
DM1
9
, 10
M
_DQ
S1
9
, 10
M_DQS1#
9
,1
0 M
_A_DQ[63: 0]
NC_04
Sheet 5 of 35
SiS672_DRAM 2/5
D4XAVSS
9
, 10
M_
DM2
9
, 10
M
_DQ
S2
9
, 10
M_DQS2#
9
,1
0 M
_A_DQ[63: 0]
1.8V
R95
C143
1
K_1%_04
.1U_10
V_X
7R_04
M_DDRVREF=0.9V
9
, 10
M_
DM3
9
, 10
M
_DQ
S3
9
, 10
M_DQS3#
9
,1
0 M
_A_DQ[63: 0]
M_DDRVREF
R96
C142
C141
1
K_1%_04
.1U_10
V_X
7R_04
.1U_10V_X7R_04
Place under M672
solder side
9
, 10
M_
DM4
9
, 10
M
_DQ
S4
9
, 10
M_DQS4#
9
,1
0 M
_A_DQ[63: 0]
9
, 10
M_
DM5
9
, 10
M
_DQ
S5
9
, 10
M_DQS5#
9
,1
0 M
_A_DQ[63: 0]
9
, 10
M_
DM6
9
, 10
M
_DQ
S6
9
, 10
M_DQS6#
9
,1
0 M
_A_DQ[63: 0]
9
, 10
9
, 10
9
, 10
M_
DM7
M
_DQ
S7
M_DQS7#
U24B
M
_A_DQ0
M
_A_DQ1
M
_A_DQ2
M
_A_DQ3
M
_A_DQ4
M
_A_DQ5
M
_A_DQ6
M
_A_DQ7
AD31
AD30
AG34
AE29
AE32
AF34
AF31
AE30
AD28
AF32
AF33
M
_A_DQ8
M
_A_DQ9
M
_A_DQ10
M
_A_DQ11
M
_A_DQ12
M
_A_DQ13
M
_A_DQ14
M
_A_DQ15
AF28
AJ34
AH31
AG30
AF30
AG32
AJ32
AJ31
AH34
AH32
AH33
M
_A_DQ16
M
_A_DQ17
M
_A_DQ18
M
_A_DQ19
M
_A_DQ20
M
_A_DQ21
M
_A_DQ22
M
_A_DQ23
AK34
AH30
AL32
AM33
AK32
AG29
AM34
AL31
AJ30
AK33
AL34
M
_A_DQ24
M
_A_DQ25
M
_A_DQ26
M
_A_DQ27
M
_A_DQ28
M
_A_DQ29
M
_A_DQ30
M
_A_DQ31
M
_A_DQ32
M
_A_DQ33
M
_A_DQ34
M
_A_DQ35
M
_A_DQ36
M
_A_DQ37
M
_A_DQ38
M
_A_DQ39
M
_A_DQ40
M
_A_DQ41
M
_A_DQ42
M
_A_DQ43
M
_A_DQ44
M
_A_DQ45
M
_A_DQ46
M
_A_DQ47
M
_A_DQ48
M
_A_DQ49
M
_A_DQ50
M
_A_DQ51
M
_A_DQ52
M
_A_DQ53
M
_A_DQ54
M
_A_DQ55
M
_A_DQ56
M
_A_DQ57
M
_A_DQ58
M
_A_DQ59
M
_A_DQ60
M
_A_DQ61
M
_A_DQ62
M
_A_DQ63
AM32
AP32
AP31
AM29
AK30
AK29
AJ27
AK28
AN32
AM30
AM31
AK20
AM20
AM19
AJ19
AN20
AJ21
AP19
AH20
AK21
AK19
AL19
AK18
AJ17
AK17
AP16
AH18
AP18
AN18
AP17
AM18
AL17
AM17
AN16
AK16
AN14
AJ15
AP15
AM16
AK15
AP14
AH16
AL15
AM15
AL13
AM13
AM12
AJ13
AM14
AK14
AN12
AH14
AK13
AP12
AP13
MD0A
MD1A
MD2A
MD3A
MD4A
MD5A
MD6A
MD7A
DQ
M0A
DQ
S0A
DQ
S0A#
D4X
AVDD
D4XAVSS
MD8A
MD9A
MD10A
MD11A
MD12A
MD13A
MD14A
MD15A
DQ
M1A
DQ
S1A
DQ
S1A#
MD16A
MD17A
MD18A
MD19A
MD20A
MD21A
MD22A
MD23A
DQ
M2A
DQ
S2A
DQ
S2A#
MD24A
MD25A
MD26A
MD27A
MD28A
MD29A
MD30A
MD31A
DQ
M3A
DQ
S3A
DQ
S3A#
MD32A
MD33A
MD34A
MD35A
MD36A
MD37A
MD38A
MD39A
DQ
M4A
DQ
S4A
DQ
S4A#
MD40A
MD41A
MD42A
MD43A
MD44A
MD45A
MD46A
MD47A
DQ
M5A
DQ
S5A
DQ
S5A#
MD48A
MD49A
MD50A
MD51A
MD52A
MD53A
MD54A
MD55A
DQ
M6A
DQ
S6A
DQ
S6A#
DRAM
MA0A
MA1A
MA2A
MA3A
MA4A
MA5A
MA6A
MA7A
MA8A
MA9A
MA10A
MA11A
MA12A
MA13A
MA14A
MA15A
MA16A
MA17A
RASA#
CASA#
WEA#
FWDSDCLKOA
FWDSDCLKOA#
CS0A#
CS1A#
CS2A#
CS3A#
ODT0A
ODT1A
ODT2A
ODT3A
CKEA0
CKEA1
CKEA2
CKEA3
DDRVREF0
DDRVREF1
A15
B15
AP11
AP10
AH2
4
AP25
AM2
5
AL25
AP26
AM2
6
AN2
6
AK25
AP27
AP28
AK24
AN2
4
AP24
AM2
8
AM2
7
AN2
8
AP21
AP29
D1XAVDD
D1XAVSS
D4XAVDD
D4XAVSS
M_A_A[17:0] 9
, 10
M
_A_A0
M
_A_A1
M
_A_A2
M
_A_A3
M
_A_A4
M
_A_A5
M
_A_A6
M
_A_A7
M
_A_A8
M
_A_A9
M
_A_A10
M
_A_A11
M
_A_A12
M
_A_A13
M
_A_A14
M
_A_A15
M
_A_A16
M
_A_A17
AM2
3
AP22
AJ23
AK12
AH1
2
M
_RAS#
M
_CAS#
M
_WE#
M_FWDSDCLKO
A_
D_R
M_FWDSDCLKO
A_
D#_R
AP23
AH2
2
AM2
2
AM2
1
AK22
AP20
AN2
2
AL21
AN3
0
AP30
AH2
6
AK27
AD1
8
AD2
3
9,10
9,10
9,10
R100
R99
M
_CS0#
M
_CS1#
M
_CS2#
M
_CS3#
9,10
9,10
10
10
M
_ODT
0
M
_ODT
1
M
_ODT
2
M
_ODT
3
9,10
9,10
10
10
M
_CKE0
M
_CKE1
M
_CKE2
M
_CKE3
9,10
9,10
10
10
M
_FW
*10mil_shor t-NM
NP DSDCLKOA_D
M
_FW
*10mil_shor t-NM
NP DSDCLKOA_D#
M
_FWDSDCLKOA_D
C145
*10P_50V_
04
M
_FWDSDCLKOA_D#
C144
*10P_50V_
04
M_FWDSDCLKOA_D 18
M_FWDSDCLKOA_D# 18
Place close to
M672
1.8V
M
_CO
MP_N
R93
36_1%_06
M
_CO
MP_P
R98
36_1%_06
M_DDRVREF
1.8V
DDRCO
MP
DDRCOMN
O
CDVREFP
OCDVREFN
AJ25
AK26
M
_CO
MP_P
M
_CO
MP_N
AH2
8
AJ29
M
_OCDVREF_
P
M
_OCDVREF_
N
M_OCDVREF_P=0.874V
R102
40.2_1%_04
R101
36_1%_06
R94
36_1%_06
R97
40.2_1%_04
M_O
CDVREF_P
1.8V
M_OCDVREF_N=0.969V
S3AUXSW#
B6
NB_S3AUXSW# 23
M_O
CDVREF_N
MD56A
MD57A
MD58A
MD59A
MD60A
MD61A
MD62A
MD63A
M7A
DQ
DQ
S7A
DQ
S7A#
SiSM
672
B - 6 SiS672_DRAM 2/5
D1X
AVDD
D1XAVSS
1. 8V
1. 8VS
7, 9,10
,1
5,16,17,27,31,32
4, 6,7,11
,1
2,14,15,16,17,18,27
Schematic Diagrams
SiS672_MuTITOL_VGA 3/5
3 .3 V S
C3 8 5
. 1 U _1 6 V _ 0 4
5
1 . 8V S
U2 4 A
C 172
4 9 . 9 _1 % _ 0 4
. 1 U _ 10 V _ X 7 R _ 0 4
14
14
14
14
14
A M7
AL 7
AP4
AP5
Z ST B_ D 0
Z S T B _ D# 0
Z ST B_ D 1
Z S T B _ D# 1
Z A D[1 6 :0 ]
1 . 8V S
R1 0 7
5 6 _0 4
Z _ C OM P _ N
R1 0 6
5 6 _0 4
Z _ C OM P _ P
R7 1
4 . 7 K _ 04
N B _ E NT E S T
A U X_ P W R O K
C4 7 4
. 1 U _ 10 V _ X 7 R _ 0 4
C8 3
. 1 U _ 10 V _ X 7 R _ 0 4 D E L A Y _ P W R G D
R
R
R
R
R
Z _ V RE F
D A C_ H S Y N C
*0 _ 04
D A C_ V S Y NC
*0 _ 04
*0 _ 04 D A C _D D C A C L K
*0 _ 04 D A C _D D C A D A T
*0 _ 04 C L K _ 1 4M _ 67 1 M X
76
81
61
60
69
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D1 0
D1 1
D1 2
D1 3
D1 4
D1 5
D1 6
Z _C O MP _ P
Z _C O MP _ N
AK1 0
A M6
AK1 1
A J1 1
AP7
AJ 9
AP6
AN6
AK9
A M4
AK6
AK8
AN4
AK7
AL 5
A M5
A M8
AL 9
AP9
A M9
Z
Z
Z
Z
STB0
S T B 0#
STB1
S T B 1#
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
A D0
A D1
A D2
A D3
A D4
A D5
A D6
A D7
A D8
A D9
A D1 0
A D1 1
A D1 2
A D1 3
A D1 4
A D1 5
A D1 6
T R AP3
T R AP4
T R AP5
T R AP6
T R AP7
T R AP8
T R AP9
TR A P 1 0
Z 4 XA V D D
A UX O K
PW RO K
P C IRS T #
V B V S Y NC
V B HS Y NC
C9 0
* . 1 U _ 1 6 V _ 04
C9 8
* . 1 U _ 1 6 V _ 04
C1 0 1
* . 1 U _ 1 6 V _ 04
V C O MP
V VBW N
VR SET
12 1 _ 1 % _0 4
R 53
4 ,1 4
P C I _I N T # A
R 68
0_ 0 4
1 . 8V S
5mA
L 53
E CL K A V DD
H C B 10 0 5 K F -1 2 1 T2 0
Z0 60 1
C L K _ 1 4 M_ 6 7 1M X
1 8 C L K _ 1 4 M_ 6 7 1 MX
DA C A V D D1
D ACA VS S1
DA C A V D D2
D ACA VS S2
C 47 2
C4 6 8
C 4 70
1 0 U _ 1 0 V _ 08
. 1 U _ 1 0 V _ X7 R _ 04
. 0 1 U _1 6 V _ X 7 R _ 0 4
N C0
N C1
C 8
E9
D 9
AH 2
AG 3
V B HC L K
11
V B CL K
V B CA D
11
11
V A CL K
R 84
4 9 9 _ 1% _ 0 4
5mA
L 52
D CL K A V DD
D A C_ R E D
H C B 10 0 5 K F -1 2 1 T2 0
C 81
R3 9 7
D A C_ G RE E N
C 45 3
C4 6 3
C 4 71
1 0 U _ 1 0 V _ 08
. 1 U _ 1 0 V _ X7 R _ 04
. 0 1 U _1 6 V _ X 7 R _ 0 4
C 78
R3 9 8
D A C_ B L U E
C 73
R3 9 9
Z4 XAVD D
L46
H C B 1 0 0 5 K F -1 2 1T 2 0
C1 7 8
C 1 75
. 1 U _ 1 0 V _ X7 R _ 04
. 0 1 U _1 6 V _ X 7 R _ 0 4
Z 0 6 13
Z 0 6 14
15
Z 0 62 5
U 4
1
H _D P S L P # _ L S
4
7 4L V C 1 G1 7 GW
CP U _ S T P #
7 4 LV C 1 G0 8 G W
6-01-74108-Q61
3. 3 V S
3 . 3V S
C 97
* .1 U_ 1 6 V _ 0 4
U6
R5 7
33 _ 0 4
1
4
C 93
. 1 U _ 1 6V _0 4
U 5
1
4
Z 0 62 6
Z 0 62 4
CP US T P # 1 8
2
2
7 4 A H C 1 G3 2 GW
7 4L V C 1 G1 7 GW
C9 1
D A C A VDD 2
D AC AVSS2
*1 0 0 P _ 5 0V _0 4
D CL K A V DD
D CL K A V SS
Level Shitt
1.05V <=> 3.3V
E CL K AV D D
E CL K AV S S
1. 0 5 V S
2 , 29 H _ D P R S T P #
2
H_ DP S L P #
* 1 0P _5 0 V _ 0 4
* 1 50 _ 1 % _ 04
R4 2
R4 3
R 44
R 29 1
1 5 0_ 1 % _ 04
1 5 0_ 1 % _ 04
*1 0 mi l _ s ho rt -N MN PZ 06 2 7
*1 0 mi l _ s ho rt -N MN PZ 06 2 8
U 3
1
2
3
4
G ND
VR EF 1
SC L 1
SD A1
EN
V RE F 2
SC L 2
SDA 2
P C A 9 3 0 6D C U R
* 1 0P _5 0 V _ 0 4
8
7
6
5
Z 0 6 2 9 R5 2
R5 1
R5 0
2 00 K _ 0 4
1 K _ 1% _ 0 4
1 K _ 1% _ 0 4
3 .3 V S
DP R S T P # _ INV
H _ D P S L P # _L S
C8 6
. 01 U _ 16 V _ X 7 R _ 0 4
* 1 50 _ 1 % _ 04
* 1 0P _5 0 V _ 0 4
* 1 50 _ 1 % _ 04
. 1 U _ 1 0 V _ X 7R _ 04
V C OM P
C7 7
. 1 U _ 1 0 V _ X 7R _ 04
VVBW N
1 .8 V S
L4 5
H C B 1 0 0 5 K F -1 2 1T 2 0
1 .5 V S
L4 9
* H C B 1 00 5 K F -1 2 1 T 2 0
73mA
C8 5
D A C A V DD 1
73mA
C 4 43
C 4 64
C4 5 9
C 59
C4 6 9
C 458
* 10 U _ 10 V _ 0 8
. 1 U _ 10 V _ X 7 R _ 0 4
. 0 1U _ 1 6V _X 7 R _0 4
* 10 U _ 10 V _ 0 8
. 1 U _ 1 0 V _ X 7R _ 04
. 1 U _ 10 V _ X 7 R _ 0 4
N C1 2
R6 4
33 _ 0 4
Z 0 62 3
1 0 0P _5 0 V _ 0 4
DA C A V D D2
1 0 U _ 1 0 V _ 08
U7
2
C1 0 3
11
D A C A VDD 1
D AC AVSS1
H C B 10 0 5 K F -1 2 1 T2 0
C 18 1
Sheet 6 of 35
SiS672_MuTITOL_
VGA 3/5
C 88
*. 1 U _ 1 6 V _ 0 4
2
Z0 62 2
1 .8 V S
10mA
L 15
3 . 3V S
C 10 2
* .1 U_ 1 6 V _ 0 4
4
R 72
33_04
Reserve 150 ohm
J20091126
1 . 8V S
* 0_ 0 4
1
Z0 62 1
SS
i M6 7 2
1 . 8V S
29
74 L V C 1G 1 7 GW
VB VS Y NC 1 1
V B HS Y N C 1 1
E7
V OS C I
A1 3
B1 3
A9
B8
3. 3 V S
IN T A#
A1 2
B1 2
E CL K A V D D
P M_ D P R S L P V R
2
*1 0 0P _5 0 V _ 0 4
V C O MP
V VBW N
V RSE T
F1 1
B1 0
A1 1
Z0 6 20
4
A GP S TO P # 1 5
A GP B U S Y # 1 5
D 8
F7
R2 7 0
33 _ 0 4
1
A U X _ P W R OK 15
D E L A Y _ P W R GD 2 3, 2 9
N B _ R S T # 1 1 , 23
For SiS VB 307
use only
V GP I O 0
V GP I O 1
F1 3
DC L K A V D D
R2 7 1
3 3 _0 4
C 41 7
. 1 U _1 6 V _ 0 4
U2 1
3
VAC L K
D1 5
C1 5
C1 4
3 .3 V S
G 14
A6
H S Y NC
V SYN C
D1 1
E1 2
1 2 D A C_ D DC A CL K
1 2 D A C_ D DC A DA T
NEAR SISM672
VBC L K
V BCAD
R OU T
G OU T
B OU T
F1 2
G1 2
S B _D P R S TP #
5
*4 . 7 K _ 0 4 Z 0 6 0 1
DA C _ HS Y NC
D A C _V S Y N C
R2 4 3
*3 3 _0 4
15
R 272
Z 4X A V D D
Z 4X A V S S
D1 3
C1 2
C1 3
*1 0 0P _5 0 V _ 0 4
15 S B _ D P R S L P V R
A U X _P W R O K
D EL A Y_ PW RG D
D P R S TP #_ I N V
74 L V C 1G 1 4 GW
C3 8 3
5
R 59
12
12
D A C _ RE D
D A C _ GR E E N
D A C _ B LU E
A5
C 6
A7
R2 4 4
33 _ 0 4
Z0 6 18
4
2
3
3 . 3V S
DA C _ RE D
D A C _G R E E N
D AC_ B L U E
Z 0 6 05
Z 0 6 06
Z 0 6 07
Z 0 6 08
Z 0 6 09
Z 0 6 10
Z 0 6 11
Z 0 6 12
32
34
28
32
33
34
30
29
U1 6
1
Z0617
ASL
V B HC L K
12
12
12
AC
AD
AB
AD
AD
AE
AC
AC
R3 4 4
3 3 _0 4
C4 2 0
A GP S TO P #
A G P B US Y #
NEAR SISM672
N B _ T E S T M OD E 0
N B _ T E S T M OD E 1
N B _ T E S T M OD E 2
Z 0 6 02
Z 0 6 03
Z 0 6 04
Z0619
Z V RE F
Z CM P _ P
Z CM P _ N
A M1 0
A N1 0
NB _ E N T E S T
D 16
E1 6
F1 6
D 17
E1 7
F1 7
B.Schematic Diagrams
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
ZA
T E S TM OD E 0
T E S TM OD E 1
T E S TM OD E 2
T R AP0
T R AP1
T R AP2
Z DR E Q
Z UR E Q
F1 5
N C_ 0 4
NC 1 4
DA CAV S S2
1 .0 5 V S
1 .5 V S
1 .8 V S
3 .3 V S
2 , 3 , 4 , 7 , 1 7 , 31
3 ,2 5 ,3 1
4 , 5 , 7 , 1 1 , 1 2, 1 4 , 1 5 , 1 6, 1 7 , 1 8 , 2 7
9 , 1 0 , 1 1 , 12 , 1 3 , 1 4 , 1 5, 1 6 , 1 7 , 1 8, 1 9 , 2 0 , 2 1, 22 , 2 3 , 2 5 , 26 , 2 7 , 2 9
NC _ 0 4
DAC A VS S1
SiS672_MuTITOL_VGA 3/5 B - 7
hexainf@hotmail.com
Z_ VR EF
R 11 1
EN TEST
Z CL K
AP8
AN8
5
A H1 0
3
Z D RE Q
Z U RE Q
3
Z _ C LK 0
14
14
3
18
5
. 1 U _ 10 V _ X 7 R _ 0 4
3
C 179
1 5 0 _1 % _ 0 4
5
R 11 7
Schematic Diagrams
SiSM672 PWR 4/5
U24E
1.8V
664m A
1.2VS
C128
C135
C1 55
C154
10U_ 10V_0 8
10U_10V_08
*1U_10 V_06
1U_10 V_06
1.8V
B.Schematic Diagrams
66 4mA
C131
C139
C165
C129
1U_10V_06
1U_10V_06
. 1U_10V_X7R_04
.1U_10V_X7R_04
1 .8VS
39 2mA
Sheet 7 of 35
SiSM672 PWR 4/5
C166
C160
C1 47
C115
10U_ 10V_0 8
1U_10V_06
1 U_10V_ 06
1U_10 V_06
1 .8VS
392m A
C114
C112
C12 0
*.1U_10 V_X7R_ 04
. 1U_10V_X7R_04
. 1U_10V_X7R_04
3 92mA
1. 8VS
C148
C1 11
1U_10V_06
.1U_10V_X7R_04
392m A
1. 8VS
C119
C1 24
C106
1U_10V_06
1U_10V_ 06
.1 U_10V_ X7R_04
876mA
1.2VS
C153
C136
C132
10U_1 0V_08
*. 1U_10V_X7R_04
1U_10 V_06
876mA
1.2VS
C116
C134
C109
1U_10 V_06
.1U_10V_X7R_0 4
*1U_10V_06
B - 8 SiSM672 PWR 4/5
E1 0
F1 0
N1 9
N2 1
P2 0
P2 2
R2 1
T2 2
U2 1
V2 2
M1 1
N1 1
P1 1
R1 1
T1 1
U1 1
V1 1
W1 1
Y1 1
AA1 1
AB1 1
B5
C5
D6
9 2mA
1. 2V
AP3
AB1 2
AB1 3
AC1 2
AC1 3
AC1 4
AC1 5
AH6
AH7
AJ 4
AJ 5
AJ 6
AJ 7
AN2
AK4
AK5
AL 1
AL 2
AL 3
AL 4
AM1
AM2
AM3
AN3
AN5
AN7
AN9
E8
F9
F8
C107
.1U_10V_X7R_04
W2 3
Y2 3
AA2 3
AB2 3
AC2 3
AC1 8
AC2 0
AC1 6
AD1 6
AD1 7
AD1 9
AD2 0
AD2 1
AD2 2
AJ2 2
AJ2 4
AL2 3
AL2 6
AN2 1
AN2 3
AN2 5
AN2 7
AN2 9
1mA
1 .8V
G8
C71
C84
C89
C9 5
C99
1U_10 V_06
1U_10V_06
. 1U_10V_X7R_04
. 1U_10V_X7R_04
.01U_16V_X7R_04
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCCM
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
VCC1. 8
PWR
VDDVB1. 8
VDDVB1. 8
VDDVB1. 8
VDD1. 8
VDD1. 8
PVDDH
PVDDH
PVDDH
PVDDH
PVDDH
PVDDH
PVDDH
PVDDH
VDDPEX
VDDPEX
VDDPEX
VDDPEX
VDDPEX
VDDPEX
VDDPEX
VDDPEX
VDDPEX
VDDPEX
VDDPEX
AUX_I VDD
AUX_I VDD
AUX_I VDD
AUX1. 8
SiSM672
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
IVDD
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTTP
VTTP
VTTP
VTTP
VTTP
VTTP
VTTP
VTTP
VTTP
VTTP
M13
M14
M15
M16
M17
M18
M19
N16
N17
N18
N20
R22
N22
N13
P13
Y13
Y22
T13
U13
U22
V13
W13
W22
AA1 3
AA2 2
AB1 4
AB1 5
AB1 6
AB1 8
AB2 0
AB2 2
AF6
AF7
AK3
AG4
AG5
AG6
AG7
R13
AH3
AH4
AH5
AJ1
AJ2
AJ3
AK1
AK2
AC22
AC21
AC19
AC17
A19
A20
B19
B20
C19
C20
D19
D20
E19
E20
F19
F20
G19
G20
L 18
L 19
L 20
M20
M21
M22
M23
N23
P23
R23
T23
U23
V23
M12
N12
P12
R12
T12
U12
V12
W12
Y12
AA1 2
2024m A
C110
C146
C1 27
10 U_ 10V_0 8
10U_10V_08
10U_10V_08
1.2VS
2024 mA
C140
C156
C1 05
1U_1 0V_06
1U_10V_06
1U_10V_ 06
1. 2VS
2024 mA
C125
C159
C121
1U_1 0V_06
.1U_10 V_X7R_ 04
.1U_1 0V_X7 R_04
1. 2VS
202 4mA
C162
C133
10 U_ 10V_0 8
10U_10V_08
FOREMI
1. 8VS
1. 8VS
1.05 VS
80mA
C118
C104
C1 00
1U_1 0V_06
1U_10V_06
10U_10V_08
C158
C157
.1U_1 0V_X7 R_ 04
*.1U_10V_X7R_04
1.05VS
80mA
1 .8V
C87
C12 3
. 1U_10V_X7R_04
. 1U_10V_X7R_04
1.8V
1.8V
1.8V
C137
C170
C169
C168
.1U_1 0V_X7 R_ 04
.1U_1 0V_X7 R_04
*.1U_10 V_X7R_0 4
*.1U_10 V_X7R_ 04
1.8 VS
392m A
C149
C161
C130
1U_1 0V_06
.1U_10V_X7R_04
.1U_10V_X7R_0 4
1.05VS
1.2V
1.2VS
1.8V
1.8VS
2,3 ,4,6, 17,31
27, 31
4,2 7
5,9 ,10,15 ,16,17 ,27,31 ,32
4,5 ,6,11, 12,14, 15,16, 17,18, 27
Schematic Diagrams
SiSM672_5/5
H8
C276D186
H15
C276D1
86
H13
C276D1
86
H9
C276D186
H22
2
3
4
5
1
H7
9
8
7
6
2
3
4
5
M
TH315D111
AL28
AL30
AL33
AN11
AN13
AN15
AN17
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
GN D
MTH315D111
T29
U2
U3
U4
U5
U6
U14
U15
U16
U17
U18
U19
U20
U31
U33
V2
V3
V4
V5
V14
V15
V16
V17
V18
V19
V20
V29
AN33
AN31
AN19
W3
W14
W15
W16
W17
W18
W19
W20
W21
W31
W33
Y2
Y3
Y4
Y5
Y7
Y14
Y15
Y16
Y17
Y18
Y19
Y20
Y21
Y29
AA2
AA3
AA14
AA15
AB17
AB19
AB21
P19
H28
H29
H25
H4_7B6_0D3
_7
H4_7B6_0D3_7
H4_7B6_0D3
_7
H4_7B6_0D3_7
H18
1
9
8
7
6
2
3
4
5
1
H19
9
8
7
6
2
3
4
5
M
TH315D111
H23
C158D1
58
H2
C158D1
58
H1
C158D158
1
9
8
7
6
H21
C67D67
9
8
7
6
H30
9
8
7
6
2
3
4
5
1
2
3
4
5
9
8
7
6
M
TH315D1
11
H3
M
TH315D111
H17
C236D150
1
MTH315D111
H4
2
3
4
5
1
M
TH315D1
11
H16
2
3
4
5
9
8
7
6
M
TH315D1
11
H6
2
3
4
5
H27
H24
C158D158
1
H12
1
9
8
7
6
MTH315D111
2
3
4
5
1
9
8
7
6
Sheet 8 of 35
SiSM672_5/5
M
TH315D1
11
H5
C67D67
M
9
M
-MARK1
M
2
M6
M7
M8
M
-M
ARK1 M-M
ARK1 M-MARK1 M-MARK1
M
10
M
-MARK1
M1
M-M
ARK1
M
11
M
-MARK1
M
13
M5
M3
M14
M
-M
ARK1 M-M
ARK1 M-MARK1 M-MARK1
M
4
M
-MARK1
M1
2
M-M
ARK1
SiSM672
SiSM672_5/5 B - 9
hexainf@hotmail.com
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
2
3
4
5
M
TH315D111
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
C9
C10
C11
C16
C18
C32
C33
D1
D2
D3
D4
D5
D10
D12
D21
D23
D25
D27
D29
E1
E2
E3
E6
E11
E13
E14
E18
E29
E30
E33
F2
F3
F4
F5
F6
F14
F22
F24
F26
F28
G
2
G
3
G
7
G
10
P21
T
21
V21
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
H10
H14
H11
H3_5B5_0D2
_2
H3_5B5_0D2_2
H4_7B6_0D3
_7
H4_0B6_0D2_8
9
8
7
6
B.Schematic Diagrams
B21
B23
B25
B27
B29
B31
C1
C2
C3
C4
VSS
VSS
VSS
VSS
G
31
G
33
H4
H5
H29
J2
J3
J7
J31
J33
K3
K4
K5
K29
L2
L3
L4
L5
L7
L31
L33
M2
M3
M29
N3
N4
N5
N6
N7
N14
N15
N31
N33
P2
P3
P14
P15
P16
P17
P18
P29
R2
R3
R4
R5
R14
R15
R16
R17
R18
R19
R20
R31
R33
T3
T6
T14
T15
T16
T17
T1
8
T19
T20
A3
B2
B3
B4
AA16
AA17
AA18
AA19
AA20
AA21
AA31
AA33
AB3
AB4
AB5
AB7
AB29
AC2
AC3
AC31
AC33
AD2
AD3
AD4
AD5
AD7
AD29
AE3
AE3
1
AE33
AF2
AF3
AF4
AF5
AF2
9
AG2
AG31
AG
33
AH1
AH29
AJ8
AJ10
AJ12
AJ14
AJ16
AJ18
AJ20
AJ26
AJ28
AJ33
AK31
AL6
AL8
AL10
AL12
AL14
AL16
AL1
8
AL20
H26
U24F
H20
1
Schematic Diagrams
DRII SO-DIMM_1
SO-DIMM 1
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
0
1
2
3
4
5
6
7
8
9
10
14
15
16
17
M _A _A 13
M _A _A 11
M _A _A 12
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
Sheet 9 of 35
DRII SO-DIMM_1
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
5 ,1 0
5 ,1 0
5 ,1 0
M_ R A S #
M _W E #
M_ C A S #
5 ,1 0
5 ,1 0
M _ CS 0 #
M _ CS 1 #
5 ,1 0
5 ,1 0
M _ CK E 0
M _ CK E 1
18
18
18
18
13
31
51
70
131
148
169
188
QS 0
QS 1
QS 2
QS 3
QS 4
QS 5
QS 6
QS 7
M _C L K _ D D R 0
M_ C L K _ D D R 0 #
M _C L K _ D D R 1
M_ C L K _ D D R 1 #
5 ,1 0
5 ,1 0
10
26
52
67
130
147
170
185
M0
M1
M2
M3
M4
M5
M6
M7
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
M _ OD T 0
M _ OD T 1
M_ R A S #
M_ W E #
M_ C A S #
108
109
113
M_ C S 0 #
M_ C S 1 #
110
115
M_ C K E 0
M_ C K E 1
79
80
M_ C LK _D D R 0
M_ C LK _D D R 0 #
M_ C LK _D D R 1
M_ C LK _D D R 1 #
30
32
164
166
M_ O D T 0
M_ O D T 1
114
119
195
197
10 , 1 5 , 1 8 , 2 5 S _ D A T
10 , 1 5 , 1 8 , 2 5 S _ C L K
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
5 ,1 0
M_ D Q
M_ D Q
M_ D Q
M_ D Q
M_ D Q
M_ D Q
M_ D Q
M_ D Q
102
101
100
99
98
97
94
92
93
91
105
90
89
116
86
84
85
107
106
11
29
49
68
129
146
167
186
S0 #
S1 #
S2 #
S3 #
S4 #
S5 #
S6 #
S7 #
1
M V RE F 1
C 220
199
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A1 0 /AP
A1 1
A1 2
A1 3
A1 4
A1 5
A1 6 /BA2
BA0
BA1
DM
DM
DM
DM
DM
DM
DM
DM
0
1
2
3
4
5
6
7
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
S0
S1
S2
S3
S4
S5
S6
S7
D Q0
D Q1
D Q2
D Q3
D Q4
D Q5
D Q6
D Q7
D Q8
D Q9
D Q 10
D Q 11
D Q 12
D Q 13
D Q 14
D Q 15
D Q 16
D Q 17
D Q 18
D Q 19
D Q 20
D Q 21
D Q 22
D Q 23
D Q 24
D Q 25
D Q 26
D Q 27
D Q 28
D Q 29
D Q 30
D Q 31
D Q 32
D Q 33
D Q 34
D Q 35
D Q 36
D Q 37
D Q 38
D Q 39
D Q 40
D Q 41
D Q 42
D Q 43
D Q 44
D Q 45
D Q 46
D Q 47
D Q 48
D Q 49
D Q 50
D Q 51
D Q 52
D Q 53
D Q 54
D Q 55
D Q 56
D Q 57
D Q 58
D Q 59
D Q 60
D Q 61
D Q 62
D Q 63
RA S #
W E#
CA S #
S0 #
S1 #
CK E 0
CK E 1
CK
CK
CK
CK
0
0#
1
1#
OD T 0
OD T 1
SD A
SC L
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
S# 0
S# 1
S# 2
S# 3
S# 4
S# 5
S# 6
S# 7
N C1
N C2
N C3
N C4
N CT E ST
VR EF
SA0
SA1
VD DSP D
5
7
17
19
4
6
14
16
23
25
35
37
20
22
36
38
43
45
55
57
44
46
56
58
61
63
73
75
62
64
74
76
12 3
12 5
13 5
13 7
12 4
12 6
13 4
13 6
14 1
14 3
15 1
15 3
14 0
14 2
15 2
15 4
15 7
15 9
17 3
17 5
15 8
16 0
17 4
17 6
17 9
18 1
18 9
19 1
18 0
18 2
19 2
19 4
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
Q5
Q2
Q6
Q7
Q4
Q0
Q1
Q3
Q1 3
Q1 1
Q1 5
Q1 4
Q1 2
Q8
Q9
Q1 0
Q1 6
Q2 0
Q1 8
Q1 9
Q2 1
Q1 7
Q2 3
Q2 2
Q2 4
Q2 5
Q2 9
Q2 7
Q2 8
Q2 6
Q3 0
Q3 1
Q3 9
Q3 7
Q3 5
Q3 8
Q3 2
Q3 6
Q3 4
Q3 3
Q4 7
Q4 0
Q4 4
Q4 3
Q4 6
Q4 5
Q4 1
Q4 2
Q4 9
Q4 8
Q5 0
Q5 5
Q5 3
Q5 2
Q5 1
Q5 4
Q5 6
Q5 7
Q5 8
Q6 2
Q6 1
Q6 0
Q5 9
Q6 3
M _A _D Q[ 6 3 : 0 ] 5 , 1 0
M _ CL K _ D DR 0
M _C L K _ D D R 1
C2 1 1
C2 2 7
*3 . 3 P _ 5 0 V _ 0 4
M _ C L K _ D D R 0#
*3 . 3 P _ 5 0 V _ 04
M _C L K _ D D R 1 #
1 .8 V
83
12 0
50
69
16 3
R1 5 2
C2 2 1
1K _1 % _ 0 4
.1 U_ 1 6 V _ 0 4
R1 5 7
C2 2 5
1K _1 % _ 0 4
.1 U_ 1 6 V _ 0 4
MV R E F 1
19 8
20 0
VSS
VSS
VS S
VSS
V SS
VSS
VSS
VS S
VSS
VSS
VS S
VSS
V SS
VSS
VSS
V SS
VSS
VSS
VS S
VSS
VSS
VS S
VSS
V SS
VSS
VSS
V SS
VSS
VSS
VS S
VSS
V SS
VSS
VSS
V SS
1 U _ 6. 3V _X 5 R _0 6
18
24
41
53
42
54
59
65
60
66
127
13 9
128
145
16 5
171
1 72
177
187
1 78
190
9
21
33
155
34
132
1 44
156
168
2
3
15
27
39
B.Schematic Diagrams
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
V DD
VD D
VD D
V DD
VD D
V DD
VD D
VD D
V DD
VD D
VD D
V DD
VSS
VSS
V SS
VSS
VSS
VS S
VSS
VSS
VS S
VSS
V SS
VSS
VSS
V SS
VSS
VSS
VS S
VSS
V SS
VSS
VSS
V SS
J _ D I M1
5, 1 0 M _ A _ A [ 1 7: 0]
112
111
11 7
96
95
118
81
82
87
103
88
104
47
13 3
183
77
12
48
1 84
78
71
72
121
122
19 6
193
8
162
150
1 38
40
28
16 1
149
1 . 8V
3 .3 VS
A S 0 A 4 21 -N 2 A N - 4F
C 510
. 1U _ 1 0V _X 7 R _0 4
1. 8 V
3. 3 V S
1 .8 V
C 251
+
* 1 5 0U _ 4 V _ B 2
B - 10 DRII SO-DIMM_1
+
C2 0 2
C 2 47
C2 4 8
C 2 04
C2 5 0
C 20 3
C 223
C 22 2
C2 1 0
C2 0 9
C 2 34
C2 3 9
C2 0 5
C 2 24
*1 5 0 U _ 4 V _ B 2
1 0 U_ 1 0 V _ 0 8
1 0U _ 1 0V _0 8
1 0 U_ 1 0 V _ 0 8
10 U _ 10 V _ 0 8
1 0 U _ 1 0 V _ 08
. 1U _ 1 6V _0 4
. 1 U _1 6 V _ 0 4
.1 U_ 1 6 V _ 0 4
. 1U _ 1 6V _0 4
. 1 U _1 6 V _ 0 4
.1 U_ 1 6 V _ 0 4
. 1 U _ 1 6 V _ 04
. 1 U _ 16 V _ 0 4
5 , 7 , 1 0, 1 5 , 1 6 , 1 7 , 27 , 3 1 , 3 2
6 , 1 0, 11 , 1 2 , 1 3 , 1 4, 1 5 , 1 6 , 1 7 , 18 , 1 9 , 2 0 , 2 1, 22 , 2 3 , 2 5 , 2 6, 2 7 , 2 9
Schematic Diagrams
DDRII SO-DIMM_2
SO-DIMM 2
1 .8 V
M_ A _ A [ 1 7 : 0 ]
M
M
M
M
M
M
M
M
M
M
M
M
M
M
M
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
_A
0
1
2
3
4
5
6
7
8
9
10
14
15
16
17
M _A _A 13
M _A _A 11
M _A _A 12
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M_ D
M0
M1
M2
M3
M4
M5
M6
M7
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
M_ D Q
M_ D Q
M_ D Q
M_ D Q
M_ D Q
M_ D Q
M_ D Q
M_ D Q
S0
S1
S2
S3
S4
S5
S6
S7
1 8 M_ C L K _ D D R 2
1 8 M _ CL K _ D DR 2 #
1 8 M_ C L K _ D D R 3
1 8 M _ CL K _ D DR 3 #
10
26
52
67
130
147
170
185
13
31
51
70
131
148
169
188
M_ R A S #
M_ W E #
M_ C A S #
108
109
113
M_ C S 2 #
M_ C S 3 #
110
115
M_ C K E 2
M_ C K E 3
79
80
M_ C L K _ D D R 2
M_ C L K _ D D R 2 #
M_ C L K _ D D R 3
M_ C L K _ D D R 3 #
30
32
164
166
M_ O D T 2
M_ O D T 3
114
119
195
197
9 , 1 5 , 1 8 , 25 S _D A T
9 , 1 5 , 1 8 , 25 S _C L K
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
M
M
M
M
M
M
M
M
_ DQ
_ DQ
_ DQ
_ DQ
_ DQ
_ DQ
_ DQ
_ DQ
11
29
49
68
129
146
167
186
S0 #
S1 #
S2 #
S3 #
S4 #
S5 #
S6 #
S7 #
11 2
111
117
96
95
1 18
81
82
87
103
88
1 04
47
133
1 83
77
12
48
184
78
71
72
121
12 2
196
193
8
162
1 50
138
40
28
161
149
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A1 0 /A P
A1 1
A1 2
A1 3
A1 4
A1 5
A1 6 /B A2
BA0
BA1
D
D
D
D
D
D
D
D
M0
M1
M2
M3
M4
M5
M6
M7
D
D
D
D
D
D
D
D
QS 0
QS 1
QS 2
QS 3
QS 4
QS 5
QS 6
QS 7
R AS#
WE #
C AS#
S0 #
S1 #
C KE0
C KE1
C
C
C
C
K0
K0 #
K1
K1 #
O DT 0
O DT 1
SD A
SC L
D
D
D
D
D
D
D
D
QS # 0
QS # 1
QS # 2
QS # 3
QS # 4
QS # 5
QS # 6
QS # 7
M _A _A [ 1 7: 0]
Layout Note:
D Q0
D Q1
D Q2
D Q3
D Q4
D Q5
D Q6
D Q7
D Q8
D Q9
D Q 10
D Q 11
D Q 12
D Q 13
D Q 14
D Q 15
D Q 16
D Q 17
D Q 18
D Q 19
D Q 20
D Q 21
D Q 22
D Q 23
D Q 24
D Q 25
D Q 26
D Q 27
D Q 28
D Q 29
D Q 30
D Q 31
D Q 32
D Q 33
D Q 34
D Q 35
D Q 36
D Q 37
D Q 38
D Q 39
D Q 40
D Q 41
D Q 42
D Q 43
D Q 44
D Q 45
D Q 46
D Q 47
D Q 48
D Q 49
D Q 50
D Q 51
D Q 52
D Q 53
D Q 54
D Q 55
D Q 56
D Q 57
D Q 58
D Q 59
D Q 60
D Q 61
D Q 62
D Q 63
N C1
N C2
N C3
N C4
N CT E S T
5
7
17
19
4
6
14
16
23
25
35
37
20
22
36
38
43
45
55
57
44
46
56
58
61
63
73
75
62
64
74
76
12 3
12 5
13 5
13 7
12 4
12 6
13 4
13 6
14 1
14 3
15 1
15 3
14 0
14 2
15 2
15 4
15 7
15 9
17 3
17 5
15 8
16 0
17 4
17 6
17 9
18 1
18 9
19 1
18 0
18 2
19 2
19 4
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M_ A _ D
M _ A _ D Q [ 6 3: 0]
Q5
Q2
Q6
Q7
Q4
Q0
Q1
Q3
Q1 3
Q1 1
Q1 5
Q1 4
Q1 2
Q8
Q9
Q1 0
Q1 6
Q2 0
Q1 8
Q1 9
Q2 1
Q1 7
Q2 3
Q2 2
Q2 4
Q2 5
Q2 9
Q2 7
Q2 8
Q2 6
Q3 0
Q3 1
Q3 9
Q3 7
Q3 5
Q3 8
Q3 2
Q3 6
Q3 4
Q3 3
Q4 7
Q4 0
Q4 4
Q4 3
Q4 6
Q4 5
Q4 1
Q4 2
Q4 9
Q4 8
Q5 0
Q5 5
Q5 3
Q5 2
Q5 1
Q5 4
Q5 6
Q5 7
Q5 8
Q6 2
Q6 1
Q6 0
Q5 9
Q6 3
Two pieces of 56 ohms must use one
0.1U bypass capacitor.
5 ,9
0 .9 VS
M _A _A 16
5
5
5 ,9
8
7
6
5
1
2
3
4
R N2 5
8 P 4 R X5 6 _ 0 4
12
0
2
4
8
7
6
5
1
2
3
4
R N2 6
8 P 4 R X5 6 _ 0 4
M _A _A 6
M _A _A 7
M _A _A 14
M _A _A 17
8
7
6
5
1
2
3
4
R N2 7
8 P 4 R X5 6 _ 0 4
M_ OD T 2
M_ C S 2 #
M_ R A S #
M
M
M
M
5 ,9
5 ,9
5 ,9
M_ OD T 0
M_ C S 0 #
M_ C K E 1
5 ,9
M_ C A S #
5
5
M_ C S 3 #
M_ OD T 3
5 ,9
5
5
5 ,9
5 ,9
5 ,9
_A
_A
_A
_A
_A
_A
_A
_A
R 15 8
R 15 5
R 15 4
5 6 _0 4
5 6 _0 4
5 6 _0 4
8
7
6
5
1
2
3
4
R N1 1
8 P 4 R X5 6 _ 0 4
M _A _A 1
M _A _A 5
M _A _A 11
8
7
6
5
1
2
3
4
R N1 0
8 P 4 R X5 6 _ 0 4
M _A _A 15
M _A _A 9
M _A _A 8
M _A _A 3
8
7
6
5
1
2
3
4
R N9
8 P 4 R X5 6 _ 0 4
8
7
6
5
1
2
3
4
R N8
8 P 4 R X5 6 _ 0 4
M _A _A 13
M _A _A 10
M_ W E #
M_ C K E 2
R
R
R
R
M_ C K E 3
M_ C S 1 #
M_ OD T 1
M_ C K E 0
30 4
15 3
15 6
15 1
56 _ 0 4
56 _ 0 4
56 _ 0 4
56 _ 0 4
M _C L K _ D D R 2
83
12 0
50
69
16 3
C 527
. 1 U _ 1 6 V _ 04
C 241
. 1 U _ 1 6 V _ 04
C 526
. 1 U _ 1 6 V _ 04
C 243
. 1 U _ 1 6 V _ 04
C 217
. 1 U _ 1 6 V _ 04
C 521
. 1 U _ 1 6 V _ 04
C 528
. 1 U _ 1 6 V _ 04
C 534
. 1 U _ 1 6 V _ 04
C 532
. 1 U _ 1 6 V _ 04
C 533
. 1 U _ 1 6 V _ 04
C 240
. 1 U _ 1 6 V _ 04
C 244
. 1 U _ 1 6 V _ 04
C 520
*. 1 U _1 6 V _ 0 4
C 531
. 1 U _ 1 6 V _ 04
C 522
. 1 U _ 1 6 V _ 04
C 530
. 1 U _ 1 6 V _ 04
C 529
. 1 U _ 1 6 V _ 04
C 242
. 1 U _ 1 6 V _ 04
C 523
1U _ 1 0 V _ 06
C 525
10 U _ 1 0V _0 8
M _ CL K _ D DR 3
C2 0 0
1 .8 V
C 230
*3 . 3 P _ 5 0 V _ 0 4
M _C L K _ D D R 2 #
Sheet 10 of 35
DDRII SO-DIMM_2
B.Schematic Diagrams
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
5 ,9
102
101
100
99
98
97
94
92
93
91
105
90
89
116
86
84
85
107
106
5 ,9
VD D
V DD
VD D
V DD
V DD
VD D
V DD
V DD
VD D
V DD
VD D
VD D
VSS
VS S
VSS
VSS
VS S
VSS
V SS
VS S
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
VS S
J _ DIM 2
5 ,9
* 3 . 3 P _ 50 V _ 0 4
M _ CL K _ D DR 3 #
3 .3 V S
1
VR EF
C 236
199
SA0
SA1
VD DS P D
18
24
41
53
42
54
59
65
60
66
127
139
1 28
145
165
1 71
172
177
18 7
178
190
9
21
33
15 5
34
132
14 4
156
1 68
2
3
15
27
39
1 .8 V
3 .3 V S
C3 5 0
C 246
2 2U _ 6 . 3 V _ 08
. 1U _ 1 6V _0 4
Z 1 0 0 1 R 30 3
Z1 00 2
R 1 62
C2 3 8
1 K_ 1 % _ 0 4
.1 U_ 1 6 V _ 0 4
R 1 61
C2 4 5
1 K_ 1 % _ 0 4
.1 U_ 1 6 V _ 0 4
10 K _ 0 4
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
VS S
VSS
VSS
VS S
VSS
VSS
VS S
VSS
V SS
VS S
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
VS S
1 U _ 6. 3V _X 5 R _0 6
19 8
20 0
MV R E F 2
A S 0 A 4 21 -N 2 R N -4 F
0 .9 V S
1 .8 V
3 .3 V S
1 .8 V
C2 5 2
+
1 50 U _ 4V _B 2
C 237
+
* 1 50 U _ 4V _ B 2
C1 5 1
C 232
C 13 8
C2 3 5
C 2 07
C2 3 3
C2 0 6
C 152
C 201
C 1 67
C 16 4
C 16 3
C2 0 8
1 0 U _ 1 0 V _ 08
1 0 U _ 10 V _ 0 8
1 0 U_ 1 0 V _ 0 8
10 U _ 10 V _ 0 8
1 0 U_ 1 0 V _ 0 8
.1 U_ 1 6 V _ 0 4
. 1 U _ 1 6 V _ 04
. 1U _ 1 6V _0 4
. 1 U _ 16 V _ 0 4
. 1 U _ 16 V _ 0 4
. 1 U _1 6 V _ 0 4
.1 U_ 1 6 V _ 0 4
.1 U_ 1 6 V _ 0 4
32
5, 7 , 9 , 1 5 , 1 6 , 1 7, 27 , 3 1 , 3 2
6, 9 , 1 1 , 1 2 , 1 3 , 14 , 1 5 , 1 6 , 1 7 , 18 , 1 9 , 2 0 , 2 1, 22 , 2 3 , 2 5 , 2 6, 27 , 2 9
DDRII SO-DIMM_2 B - 11
hexainf@hotmail.com
MV R E F 2
Schematic Diagrams
SiS307ELV
1 .8 V S
H C B 1 6 0 8 K F -1 2 1 T 25
C 24
C 27
C 16
C 34
C3 7
C2 3
* 1 0U _ 1 0V _0 8
* .1 U_ 1 6 V _ 0 4
* . 1 U _ 1 6 V _ 04
.1 U_ 1 6 V _ 0 4
.1 U_ 1 6 V _ 0 4
. 1U _ 1 6V _0 4
.1 U_ 1 6 V _ 0 4
C 51
C 53
. 1 U _ 16 V _ 0 4
*. 1U _ 1 6V _0 4
1 .8 V S
C 25
C 19
. 1 U _ 16 V _ 0 4
.1 U_ 1 6 V _ 0 4
Sheet 11 of 35
SiS307ELV
12
13
G 4
H 4
J4
H 10
H 11
H 12
H 13
F 5
F 6
F 7
F 8
F 9
G 5
G 6
G 7
G 8
G 9
H 5
H 6
H 7
H 8
H 9
J10
Z 1 1 02 G 2
Z 1 1 03 H 2
Z 1 1 04 H 1
Z 1 1 05 G 1
G 13
G 12
Z 1 1 06 F 1 1
Z 1 1 07 F 3
Z 1 1 08 G 3
Z 1 1 09 F 2
Z 1 1 10 F 1
Z 1 1 11 H 3
Z 1 1 12 J 3
L CD VDD _ E N
3 07 _ B L O N
IV D
IV D
IV D
IV D
IV D
IV D
IV D
C 447
1U _ 6 . 3V _X 5 R _0 6
Z 11 3 4
B - 12 SiS307ELV
E X T S W IN G
L V D S - L2 P
L V D S - L2 N
12
12
L V D S - L1 P
L V D S - L1 N
L V D S - L0 P
L V D S - L0 N
L V D S -L C L K P
L V D S -L C L K N
12
12
L V D S -U C L K P
L V D S -U C L K N
L V D S -U C L K P
L V D S -U C L K N
L V D S -U 1 P
L V D S -U 1 N
12
12
L V D S -U 2 P
L V D S -U 2 N
N 6
N7
N 4
N 5
N2
N 3
H
H
H
H
H
H
H
H
H
H
H
H
D
D
D
D
D
D
D
D
D
D
D
D
VBN 2
VBP2
VBN 1
VBP1
VBN 0
VBP0
VAN 2
VAP2
VAN 1
VAP1
VAN 0
VAP0
DA C RS E T
D A C C O MP
T VDA C R
T VDA C G
T VD ACB
TVC SYN C
C O R E P LL V D D
V B R C LK
V B OS C O
C OR E P L L V S S
LD I D D C C L K / / D V I D D C C LK
L D I D D C D A T A / / D V I D D C D A TA
B L _ A DJ //D V IH P D
L4
L5
K1 3
J12
K1 1
J11
L13
L12
C3 5
C3 8
C4 0
1 0U _ 1 0V _0 8
.1 U_ 1 6 V _ 0 4
. 0 1U _ 1 6V _X 7 R _0 4
V B _ P L L1 V D D
L6
H C B 10 0 5 K F -1 2 1 T 20
C4 4 0
C2 1
C1 8
1 0U _ 1 0V _0 8
.1 U_ 1 6 V _ 0 4
. 0 1U _ 1 6V _X 7 R _0 4
P CIE _ C L K _ HD V # 1 8
P CIE _ C L K _ HD V 1 8
V B_ H DV R S ET 0 R 3 5
V B_ H DV R S ET 1 R 3 8
4 9 9_ 1 % _ 0 4
1 2 4_ 1 % _ 0 4
VAC L K
6
VBC L K
6
VBH SYN C 6
VBVS YN C 6
VBC AD
6
V B H CL K 6
VBC L K
F13
E1 1
E1 0
F10
G1 1
Z1 1 24
Z1 1 25
Z1 1 26
Z1 1 27
B2
B1
D2
D1
E2
E1
Z1 1 28
Z1 1 29
Z1 1 30
Z1 1 31
Side-Band
Signals
N B _R S T # 6 , 2 3
V B _ DA CV D D
3 .3 V S
V B_ L VD S PL L V DD
C4 2 7
L43
H C B 10 0 5 K F -1 2 1 T 20
*. 1 U _1 6 V _ 0 4
C2 8
C4 3 2
C4 3 1
1 0U _ 1 0V _0 8
.1 U_ 1 6 V _ 0 4
. 0 1U _ 1 6V _X 7 R _0 4
V B _ D A CV S S
C2
C1
D3
E3
E4
F4
K2
J2
J1
K1
H C B 10 0 5 K F -1 2 1 T 20
3 .3 V S
HDV Sig nals
L7
L8
VB _ PC IEA V DD
L8
4
4
4
4
4
4
4
4
4
4
4
4
V B _ D A CV DD
V B _ D A CV S S
VB _ PL L 1 V DD
C L K _ 1 4 M_ 3 0 7 E L V 1 8
Z1 1 17
F12
E1 3
E1 2 Z1 1 1 8
P_ D DC _ CL K 1 2
P _ D D C _ D A T A 12
3 .3 V S
SiS3 0 7 EL V
V B _ DA C V D D
L44
R 27 5
V B_ L VD SP L L V DD
H C B 1 0 0 5K F -1 2 1T 2 0
C 426
C4 2 8
C4 2 9
. 1U _ 1 6V _0 4
. 0 1 U _ 1 6 V _ X7 R _ 04
*1 0 U _ 1 0 V _ 0 8
*2 0 m il _ s h ort -N M N P
VB_ L AVD D
V B _ D A CV S S
L V D S -L 0 P
L V D S -L 0 N
LV D S -L C L K P
LV D S -L C L K N
L V D S -U 0 P
L V D S -U 0 N
_ 04
_ 04
_ 04
_ 04
_ 04
_ 04
_ 04
_ 04
_ 04
_ 04
_ 04
_ 04
L V D S -L 1 P
L V D S -L 1 N
12
12
12
12
E X TR S T N
G P IO F /DV INT N
PFT EST O
P FT EST 1
P FT EST 2
D ACV D D
DAC VS S
DAC VS S
DAC VS S
DAC VS S
DAC VS S
L V D S -L 2 P
L V D S -L 2 N
12
12
12
12
V A C LK
V B C LK
VBH SYN C
VB VSYN C
V BHC A D
V B H C LK
GP I OA
GP I OB
GP I OC
GP I OD
L C D V D D _ E N / / GP I OG
B L _ E N / / GP I O H
GP I OI
GP I OJ
GP I OK
GP I OL
GP I OM
GP I ON
GP I OO
R 2 80
24 K _ 1 % _ 0 4
12
12
HD V R S E T 0
HD V R S E T 1
307ELV
R 28 1
6 . 0 4 K _ 1 % _0 4
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
. 1 U _ 1 0 V _ X7 R
H DV RE F C L K N
HD V RE F CL K P
D
D
D
D
D
D
D
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
462
467
450
452
446
449
441
444
434
439
433
435
U 22
C 13
Z1 1 1 3 A1 2
Z 1 11 4 A 1 3
C 11
C1 2
A 10
A1 1
C9
C 10
A8
A9
C 7
C 8
A6
A7
C5
C6
A4
A5
Z 11 1 5 C 3
Z1 1 16 C 4
E5
E 6
E7
E8
E 9
D 10
D1 1
D 12
D1 3
B3
A2
A3
B 4
B5
B6
B 7
B8
B9
B1 0
B1 1
B1 2
B1 3
D4
D5
D 6
D7
D 8
D 9
B.Schematic Diagrams
1 .8 V S
V D D3 3
E X T S W I NG
L X 3 P //N C5
L X 3 N//N C6
L X 2 P / / N C 11
L X 2 N// NC 1 2
LX 1P / / N C 3
L X 1 N //NC 4
L X 0 P //N C9
LX 0N / / N C 1 0
L X C 1 P //N C1
L X C1 N //N C2
LX C 2 P / / D X C 1P
L X C 2 N / / D X C 1N
L X 4 P //D X 0 P
L X 4 N //D X 0 N
L X 5 P //D X 1 P
L X 5 N//D X 1 N
L X 6 P // DX 2 P
L X 6 N// DX 2 N
LX 7P / / N C 7
L X 7 N //NC 8
L V DS P HY V DD //T M D S P H Y V D D
LV D S P H Y V D D / / T M D S P H Y V D D
L V D S P H Y V D D / / T MD S P H Y V D D
L V DS P HY V DD //T M D S P H Y V DD
LV D S P H Y V D D / / T M D S P H Y V D D
L V D S P H Y V D D//T M D S P H Y V D D
L V DS P HY V DD //T M D S P HY V DD
L V D S P H Y V D D// T M DS P HY V D D
L V D S PH Y VDD //T M D SP H Y V D D
L V D S P LL V D D / / T M D S P L LV D D
L V D S P L L V S S / / T M D S P LL V S S
L V D S P H Y V S S / / T MD S P H Y V S S
LV D S P H Y V S S / / T M D S P H Y V S S
L V D S PH Y VS S / /T M DS P HYV SS
L V D S P H Y V S S / / T MD S P H Y V S S
LV D S P H Y V S S / / T M D S P H Y V S S
L V D S PH Y VS S / /T M DSP HYV SS
L V DS P HY V S S //T M D S P H Y V S S
L V D S PH Y VS S//T M D SP HY V SS
L V D S P H Y V S S // T M DS P HY V S S
L V DS P HY V S S //T M D S P H Y V S S
L V D S PH Y VS S //T M DS P HY V SS
L V D S P H Y V S S //T M DS P H Y V S S
L V DS P HY V S S //T M D S P H Y V S S
L V D S PH Y VS S //T M DS P HYV SS
L V D S P H Y V S S / / T MD S P H Y V S S
LV D S P H Y V S S / / T M D S P H Y V S S
L V D S PH Y VS S / /T M DSP HYV SS
G 10
C
C
C
C
C
C
C
C
C
C
C
C
V B N 2_ R
VBP2 _ R
V B N 1_ R
VBP1 _ R
V B N 0_ R
VBP0 _ R
V A N 2_ R
VAP2 _ R
V A N 1_ R
VAP1 _ R
V A N 0_ R
VAP0 _ R
H DV A N2
H DVA P 2
HD V A N 1
H DV A P 1
HD V A N 0
HD V A P 0
C 43
HD V B N 2
H D VBP2
H DVB N1
HD V B P 1
H D VB N0
H DVB P 0
*2 0 m il _ s ho rt - N M N P
VSS
V SS
VSS
VSS
VS S
VSS
VSS
VS S
VSS
VSS
VS S
VSS
V SS
VSS
VSS
V SS
VSS
VSS
VS S
VSS
VSS
VS S
HD V P L L V S S
HD V PL L VDD
H DV P HY V DD
HD V P H Y VD D
H D V PHY V DD
H DV P HY V D D
HD V P H Y VD D
H DV P HY V DD
H DV P H Y V D D
HD V P H Y VD D
H DV P HY V DD
HD V P H Y VD D
HD V P H Y VDD
N1
M 13
M 12
M 11
M 10
M9
M8
M7
M6
M5
M4
M3
M2
L11
L1 0
K5
K6
K 7
K8
K9
K 10
K1 2
L9
L6
K3
K4
J5
J6
J7
J8
J9
L1
L2
L3
M1
V B _ VDD 3 V
R4 1
N1 2
N 13
N1 0
N1 1
N 8
N9
General I/O Power
1 .8 V S
Clo se t o 3 07 s ide
HD
HD
HD
HD
HD
HD
HD
HD
HD
HD
HD
HD
VB _ PC IEA V D D
3 .3 V S
L1<=400mils
L1
V B_ P C IE VD D
L5
L V D S -U 0 P
L V D S -U 0 N
L V D S -U 1 P
L V D S -U 1 N
L V D S -U 2 P
L V D S -U 2 N
3 . 3V S
VB_ L AVD D
L7
H C B 16 0 8 K F -1 2 1 T 25
C 22
C3 2
C3 3
C 46
C 45
* 10 U _ 10 V _ 0 8
.1 U_ 1 6 V_ 0 4
. 1 U _ 1 6 V _ 04
* .1 U_ 1 6 V _ 0 4
. 1 U _1 6 V _ 0 4
1 .8 V S
3 .3 V S
4 , 5 , 6 , 7 , 1 2 , 1 4, 15 , 1 6 , 1 7 , 1 8, 2 7
6 , 9 , 1 0 , 1 2 , 13 , 1 4 , 1 5 , 1 6 , 17 , 1 8 , 1 9 , 2 0, 21 , 2 2 , 2 3 , 2 5, 2 6 , 2 7 , 2 9
Schematic Diagrams
PANEL, CRT
CRT
C1 4
*. 1 U _ 1 6 V _ 04
C 15
3 .3 VS
*. 1 U _ 16 V _ 0 4
R 2 65
5
1
5
1
R2 7 4
3 90 _ 0 6
4
V S Y NC
2
V S Y NC
3. 3 V S
2
3
3
G
D A C _V S Y N C
Q7
2 N 7 0 0 2W
G
D
S
D DC A DA T
5 VS
R 26 2
Z 1 7 06
2 .2 K _ 0 4
R2 6 8
2 .2 K _ 0 4
D2 1
S CS 3 3 5
A
C
U1
*S N 7 4A H C 1G 1 25 D C K R
D
S
Q1 0
2 N 7 0 0 2W
G
3. 3 V S
2 . 2 K _0 4
D A C_ DD CA DA T
R2 6 6
DA C_ HS Y NC
HS Y NC
U 2
* S N 7 4 A H C 1 G1 2 5 D C K R
S
3 9 0 _0 6
4
HS Y NC
D A C _V S Y N C
D
Q1 3
2 N 7 0 0 2W
5V S
D A C _H S Y N C
D
S
Q2 7
2 N 7 0 0 2W
G
D DC A CL K
5 VS
D A C_ DD CA CL K
R 27 3
2 . 2 K _0 4
3. 3 V S
HS Y NC
L3
V S Y NC
L4
DD CA C L K
L 42
DD CA D A T
L2
C R T _H S Y N C
F C M1 0 0 5K F -12 1 T 0 3
C R T _V S Y N C
F C M1 0 0 5K F -12 1 T 0 3
C R T _D D C A C LK
F C M1 0 0 5K F -12 1 T 0 3
C R T _D D C A D A T
F C M1 0 0 5K F -12 1 T 0 3
Zo=75 Ohm
D1 9
* BAV9 9
C
A C
A
C
A
D 18
*B A V 99
AC
J _ CR T 1
C -1 08 A X 1 5 F S
D 20
*B A V 9 9
L 64
F C M1 0 0 5K F -60 0 T 0 3
L 38
F C M1 0 0 5K F -6 00 T 0 3
RED
1
L 65
F C M1 0 0 5K F -60 0 T 0 3
L 39
F C M1 0 0 5K F -6 00 T 0 3
GR E E N
2
L 66
F C M1 0 0 5K F -60 0 T 0 3
L 41
F C M1 0 0 5K F -6 00 T 0 3
B L UE
3
9
D A C _R E D
D A C _G R E E N
D A C _B L U E
D8
C
Z 1 70 1
A
5V S
R1 8
3 90 _ 0 4
R1 4
3 90 _ 0 4
D6
3 .3 V S
*B A V 99
A
AC
C RT _ D DC A DA T
*S C S 7 5 1 V -4 0
10
C
11
D7
R 26 7
R2 6 9
C4 1 0
C4 1 6
C4 1 9
C 6 23
75 _ 1 % _0 4
7 5 _1 % _ 0 4
75 _ 1 %_ 0 4
1 0p _ 5 0 V _ N P O _0 4
1 0p _ 5 0 V _N P O _0 4
1 0p _ 5 0 V _N P O _0 4
C 62 4
C6 2 5
C4 0 9
C 41 2
C 4 15
C RT _ D DC A DA T
12
5
2 2p _ 5 0V _N P O_ 0 4
1 0p _ 5 0V _N P O _0 4
2 2 p_ 5 0 V _ N P O _ 04
10 p _ 50 V _ N P O_ 0 4
6
2 2 p _5 0 V _ N P O_ 0 4
1 0 p _5 0 V _ N P O_ 0 4
7
AC
C RT _ H S Y N C
C
13
C RT _ H S Y N C
14
C RT _ V S Y NC
D9
15
*B A V 99
A
AC
C RT _ V S Y NC
C
C RT _ D DC A CL K
G ND 1
GN D 2
8
D2 2
C 8
C9
C 12
AC
C RT _ D DC A CL K
1 0 0 0 P _5 0 V _ 0 4
2 2 0P _ 5 0 V _ 04
*B A V 99
A
C 42 2
2 2 0 P _ 5 0V _ 0 4
1 0 00 P _ 5 0 V _ 04
C
J 20 09 11 25
PANEL
Sheet 12 of 35
PANEL, CRT
3 .3 V
D3 3
C
D A C_ RE D
D A C _ GR E E N
D AC_ BL UE
L C D _ B R I GH TN E S S A C
D A C _R E D 6
D A C_ G RE E N 6
D A C _B LU E 6
D A C_ HS Y N C
D AC_ VSY NC
BAV9 9
D A C_ H S Y N C 6
D A C_ V S Y NC 6
V IN
D A C_ DD CA CL K
D A C_ DD CA DA T
D A C_ D DC A CL K 6
D A C_ D DC A DA T 6
L CD V DD _ E N
V IN _ INV
L40
80 mil
H C B 1 60 8 K F -1 2 1 T2 5
C 4 13
L CD V DD _ E N 1 1
C 4 18
C 4 11
. 1 U _5 0 V _ 0 6
. 1 U _5 0 V _ 0 6
* . 1U _ 50 V _ 0 6
1 1 L V D S -L C L K N
1 1 L V D S -L C L K P
3 .3 V
SYS1 5 V
SY S1 5 V
Q6
R1 3
R 12
1M _ 04
1 M_ 0 4
C
Z1 704
Q 8
2 N 7 0 02 W
2
3
D
Z 17 0 3
Q9
D TC 1 14 E U A
B
LC D V D D _E N
1
C 11
D
D
D
D
G
S
6
L V D S -L 1 N
L V D S -L 1 P
11
11
L V D S -L 0 N
L V D S -L 0 P
LV D S -L 1 N
LV D S -L 1 P
LV D S -L 0 N
LV D S -L 0 P
J _ L CD 1
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
2A
4
C 10
R 9
. 0 1 U _ 1 6 V _X 7 R _0 4
* 1 00 K _ 0 4
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
P _ DD C_ D A T A
P _ D D C _ C LK
L CD _ B RIG HT N E S S 1 9
I N V _B LO N _ R
I N V _ B L ON _R
L V D S -L2 N
L V D S -L2 P
L V D S -L 2N
L V D S -L 2P
R 10
* 1 00 _ 1 % _0 6
* 2 00 _ 1 % _0 6
13
11
11
3 .3 V S
C4 0 7
. 1 U _ 1 6V _0 4
2A
P LV D D
PL VD D
R 8
P _ D D C _ D A TA 1 1
P _ D D C _ C LK 11
L CD _ B RIG HT N E S S
8 71 2 6 -3 00 6
5
E
S
11
11
LV D S -L C LK N
LV D S -L C LK P
. 1 U _ 1 0 V _ X 7R _ 04
S I 3 4 5 6 B D V -T 1 -E 3
N TG S 4 1 41 N T1 G
G
C 62 2
. 1 U _1 6 V _ 0 4
A
B.Schematic Diagrams
R2 6 3
5V S
*B A V 99
A
4
C 3
C 4 08
4 . 7 U _ 1 0 V _ 08
. 1 U _5 0 V _ 0 6
D
Z 17 0 5
Q5
*2 N 70 0 2 W
7 /1 3
Modif y C4 from 0.1 uF c ha nge t o
0 .0 1uF f or LVDS pow e r t im e.
S
G
L V D S -U 1N
L V D S -U 1P
LV D S -U 1 N
LV D S -U 1 P
L V D S -U 2 N
L V D S -U 2 P
LV D S -U C L K P
LV D S -U C L K N
L V D S -U 0 N
L V D S -U 0 P
L V D S -U 2 N
L V D S -U 2 P
11
11
L V D S -U 0 N
L V D S -U 0 P
11
11
CLOSE TO J_LCD1
3. 3 V S
P _ D D C _ D A TA
P _ D D C _ C LK
11
11
1 1 L V D S -U C L K P
1 1 L V D S -U C L K N
R 26 0
R 26 1
2 .2 K_ 0 4
2 . 2 K _ 04
1 .8 VS
3 .3 V
3 .3 VS
5 VS
S YS1 5 V
V IN
4 , 5 , 6 , 7 , 1 1, 14 , 1 5 , 1 6, 1 7 , 1 8 , 2 7
2 , 1 3 , 1 5 , 16 , 1 7 , 2 0, 23 , 2 4 , 2 5, 3 0 , 3 1 , 32
6 , 9 , 1 0 , 1 1, 1 3 , 1 4 , 1 5, 1 6 , 1 7 , 18 , 1 9 , 2 0, 21 , 2 2 , 2 3, 2 5 , 2 6 , 2 7, 2 9
1 3 , 2 0 , 2 1, 2 2 , 2 3 , 24 , 2 6 , 2 7
2 7 ,3 0
2 3 , 2 8 , 2 9, 3 0 , 3 1 , 32
PANEL, CRT B - 13
hexainf@hotmail.com
AC
A
C
1 .8 VS
Schematic Diagrams
INVERTER, BLURTOOTH, FAN
INVERTER CONNECTOR
3 .3 V
3
C 41 4
U 2 0B
7 4 L VC0 8 PW
14
U2 0 A
74 L V C 0 8P W
1
S B _ B L ON
BKL _ EN
* . 1U _ 1 6V _ 0 4
Z18 07 4
2
6
5
U 20C
7 4 L V C 08 P W
7
14
7
19
1 0 0 K _ 04
14
R2 6 4
15
Bluetooth
3. 3V
Z 1 80 8
9
Z 1 80 9
10
3 0 7 _ B LO N _3 V
8I N V _ B L ON R 1 7
1 0K _0 4
R 19
12
3. 3 V
50mil
1U _ 6 . 3V _0 4
11
13
1 5 , 1 9, 2 3 S B _ P W R O K
3 VS_ BT
L57
H C B 1 00 5 K F -1 2 1 T 20
1 M _0 4
12
L ID _ SW #
I N V _ B L ON _R
C 13
7
1 9, 2 3
INV _ B L O N_ R
4 . 7 K _ 04
14
R 3 63
U 20D
7 4 L VC0 8 PW
7
C5 1 5
C 516
.1 U_ 1 6 V _ 0 4
1 0 U _1 0 V _ 0 8
J _ BT1
Sheet 13 of 35
INVERTER,
BLURTOOTH, FAN
16
16
1 9 ,2 5
3. 3V
U S B _ P N2
U SB_ PP2
BT _ DET #
3 .3 V
BT _ EN#
R3 0 2
1 0 K_ 0 4
D
V D D3
R 16
1 0K _0 4
1 0 K_ 0 4
1 9 , 2 5, 26
B T_ E N
87 2 1 2 -06 L
Q 28
2 N 7 00 2 W
6-20-41A10-106
G
J_BT1
S
R1 5
1
2
3
4
5
6
1
11
Q1 1
D TC 1 14 E U A
B
30 7 _ B L ON
6
3 07 _ B L O N _ 3 V
D
Z 1 8 10
C
Q 12
G
2 N 7 0 0 2W
E
S
B.Schematic Diagrams
3 .3 V
FAN CONTROL
5 VS_ F A N
5 VS
U 27
C P U_ F O N#
40MIL
19
CP U_ F A N
1
2
3
4
5 VS
FO N
V IN
V O UT
VSE T
GN D
GN D
GN D
GN D
8
7
6
5
G 9 90 P 1 1 U
R2 9 7
*1 0 K _ 04
5V S
C P U_ F O N#
5 VS_ F AN
J _ F AN 1
40MIL
1
2
3
R2 9 8
C 509
C5 1 2
. 1U _ 16 V _ 0 4
1 0U _ 1 0V _0 8
*0 _ 04
8 5 2 0 5- 03 0 0 1 _L
J_FAN1
3
19 C P U _ F A N S E N
3 .3 VS
R3 0 0
C
D 23
B - 14 INVERTER, BLURTOOTH, FAN
4 . 7 K _ 04
A
S C S 5 5 1 V -3 0
1
V DD 3
3. 3 V
3. 3 V S
5V S
1 6, 1 9 , 2 5 , 2 6, 27 , 2 8 , 3 0, 32
2 , 12 , 1 5 , 1 6 , 1 7, 2 0 , 2 3 , 2 4, 2 5 , 3 0 , 3 1, 3 2
6 , 9, 10 , 1 1 , 1 2 , 14 , 1 5 , 1 6 , 17 , 1 8 , 1 9 , 20 , 2 1 , 2 2 , 2 3, 2 5 , 2 6 , 2 7, 2 9
1 2, 2 0 , 2 1 , 2 2, 23 , 2 4 , 2 6, 27
V IN
1 2, 2 3 , 2 8 , 2 9, 30 , 3 1 , 3 2
Schematic Diagrams
968_PCIE_IDE_MuTIOL_SPI 1/4
RN 2 9
8 P4 R X4 .7 K_ 0 4
5
4
6
3
7
2
8
1
P CI
P CI
P CI
P CI
U 28 A
P
P
P
P
P
_F R A ME #
_I R D Y #
_P L OC K #
_S E R R #
4 ,6
P
P
P
P
R 167
#4
#3
#2
#1
#0
H
H
G
G
G
J2
J1
H 3
H 4
G 5
P
P
P
P
L1
M3
N 5
R 5
CI_ C
CI_ C
CI_ C
CI_ C
/BE# 3
/BE# 2
/BE# 1
/BE# 0
F 5
F 4
F 3
G 1
CI_ F R A M E #
CI_ IR D Y #
CI_ T R DY #
CI_ S T O P #
N
N
M
N
P CI_ D E V S E L #
P CI_ P L O C K #
S Z V RE F
18
23
R 166
C2 5 6
4 9 .9 _ 1 % _ 0 4
.1 U_ 1 0 V _ X 7 R_ 0 4
1 .8 VS
ID E _ A V DD
L30
V 2
D 5
PC L K_ SB
S B _ P C IR S T #
18
6
6
ZSTB_ D 1
Z S T B _ D #1
6
6
Z U RE Q
Z D RE Q
PR
PR
PR
PR
PR
EQ
EQ
EQ
EQ
EQ
4#
3#
2#
1#
0#
PG
PG
PG
PG
PG
NT 4 #
NT 3 #
NT 2 #
NT 1 #
NT 0 #
C/
C/
C/
C/
BE3 #
BE2 #
BE1 #
BE0 #
IN
IN
IN
IN
TA
TB
TC
TD
ICH R DY
IDR E Q
II RQ
C BL ID
FR AM E#
IR DY #
T RD Y #
STO P#
SER R #
PAR
DE V S E L #
P L O CK #
V 25
V 26
C3 5 1
C 35 2
* . 1 U _1 0 V _ X 7 R _ 04
*. 0 1 U _1 6 V _ X 7 R _ 04
*. 1U _ 1 0 V _ X 7 R _ 0 4
AA 2 3
AA 2 4
ZSTB0
ZSTB0 #
ZSTB1
ZSTB1 #
R 175
56_04
S Z CM P _ N
AB 2 4
R 165
56_04
S Z CM P _ P
AB 2 5
Z C MP _N
MuTIOL
S P I _ C S 0N
S P I _ C S 1N
Z C MP _P
I D E _A V S S
A V DD _ S Z 4 X
H C B 1 6 0 8 K F -1 2 1 T 2 5
SZ VR EF
C 296
C2 7 4
C 26 2
1 0 U _ 1 0V _ 08
. 0 1U _ 1 6 V _ X 7 R _ 0 4
. 1 U _1 0 V _ X 7 R _ 04
N C 3
AA 2 2
AB 2 3
AB 2 6
A V D D _Z 4 X
AVS S_ Z4 X
S P I_ DO
S P I_ D I
SPI_ C L K
S P I_ HA R D W A R E _ T R A P
ZVR EF
SiS9 6 8
N C_ 0 4
A
A
A
A
IDE _ A V D D
IDE _ A V S S
E2 0
B1 8
B1 9
C2 0
I D E _P D I O R D Y
I D E _P D D R E Q
I D E _I R Q
Z 1 9 05
R1 8 6
A F20
A D1 9
A C1 9
I D E _P D I O R #
I D E _P D I O W #
I D E _P D D A C K #
A D2 1
A D2 0
A B2 0
I D E _P D A 2
I D E _P D A 1
I D E _P D A 0
A C2 1
A B2 1
I D E _P D C S 3 #
I D E _P D C S 1 #
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
IDE
E1 9
D1 8
C1 7
F18
B1 6
E1 7
D1 6
F16
E1 6
F17
C1 6
D1 7
E1 8
B1 7
F19
C1 8
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
DD
* 1 0K _ 04
Sheet 14 of 35
968_PCIE_IDE_Mu
TIOL_SPI 1/4
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
AVSS_ S Z4 X
A E 2 1 S P I _ C S 0#
Z19 07
A F21
A D 2 2 S P I _ MI S O
A E 2 2 S P I _ MO S I
A F22
S P I_ CL K
3 .3 V S
A F23
SPI_ T R AP
R 17 4
* 4 . 7 K _ 04
0:LPC Internal Pull down
1:SPI External Pull up
ZAD 0
Z A D1
Z A D2
ZAD 3
ZAD 4
Z A D5
Z A D6
ZAD 7
ZAD 8
Z A D9
Z A D1 0
ZAD 1 1
Z A D 12
Z A D1 3
ZAD 1 4
ZAD 1 5
Z A D 16
L23
A V DD _ S Z 4 X
AVS S_ SZ4 X
Y2 2
Y 25 Z A D 0
Y2 3 ZAD 1
Z A D2
W21
Z A D3
Y2 6
W 2 2 ZAD 4
W 2 4 ZAD 5
Z A D6
W25
Z A D7
U2 1
U 2 4 ZAD 8
U 2 2 ZAD 9
Z A D1 0
T22
U 2 5 ZAD 1 1
T2 3 ZAD 1 2
Z A D 13
T25
Z A D1 4
T26
A A2 6 ZAD 1 5
ZAD 1 6
1 .8 VS
ID E C S A 1 #
ID E C S A 0 #
V 3
V 4
Z U RE Q
Z D RE Q
1 .8 V S
N C_ 0 4
IDS A A 2
IDS A A 1
IDS A A 0
ID A 0
ID A 1
ID A 2
ID A 3
ID A 4
ID A 5
ID A 6
ID A 7
ID A 8
ID A 9
ID A1 0
ID A1 1
ID A1 2
ID A1 3
ID A1 4
ID A1 5
P C ICL K
P C IRS T #
ZC LK
V 22
V 23
A
A
A
A
I I OR A #
IIO W A #
ID A C K A #
PCI
#
#
#
#
H C B 1 6 0 8 K F -1 2 1 T 2 5
C 355
N C 11
A V D D_ ID E
AV SS_ ID E
AC 2 6
Z_ C L K1
ZSTB_ D 0
Z S T B _ D #0
6
6
1
2
5
3
P 2
P 4
N 4
P 1
P CI_ S E RR #
150_1% _04
2
1
3
4
2
Z1901
Z1902
Z1903
Z1904
P CI_ G NT # 0
P CI_ IN T # A
P CI_ IN T # B
P CI_ IN T # C
P CI_ IN T # D
P C I_ INT # A
1 .8 VS
EQ
EQ
EQ
EQ
EQ
B.Schematic Diagrams
P C I _S T OP #
P C I _D E V S E L #
P C I _T R D Y #
CI_ R
CI_ R
CI_ R
CI_ R
CI_ R
6
Z A D [ 1 6: 0]
1. 8V S
3. 3V
3. 3V S
4 , 5 , 6 , 7 , 1 1 , 1 2 , 1 5 , 1 6 , 1 7 , 1 8, 27
2 , 1 2 , 1 3 , 1 5 , 1 6 , 1 7 , 2 0, 23 , 2 4 , 2 5 , 3 0 , 3 1 , 3 2
6 , 9 , 1 0 , 1 1 , 1 2 , 1 3 , 1 5 , 1 6, 17 , 1 8 , 1 9 , 2 0 , 2 1 , 2 2 , 2 3, 25 , 2 6 , 2 7 , 2 9
968_PCIE_IDE_MuTIOL_SPI 1/4 B - 15
hexainf@hotmail.com
P C I _R E Q # 2
P C I _R E Q # 1
P C I _R E Q # 3
P C I _R E Q # 4
RN 1 4
8 P4 R X4 .7 K_ 0 4
1
8
2
7
3
6
4
5
PCI_REQ#0
PCI_GNT#0
FOR MR510
P C I _R E Q # 0
RN 3 0
8 P4 R X8 .2 K_ 0 4
1
8
2
7
3
6
4
5
H5
J4
J3
K1
K2
J5
K4
K3
L2
K 5
L4
L3
M1
M2
L5
M4
P 3
R 1
R 2
P5
R 4
R 3
T1
T2
T 4
T3
U1
U2
T 5
U 4
U3
V1
NT # B
NT # A
NT # C
NT # D
IDE
8 .2 K_ 0 4
_I
_I
_I
_I
SPI
R 327
P CI
P CI
P CI
P CI
AD 3 1
A D 30
A D2 9
AD 2 8
AD 2 7
A D2 6
A D2 5
AD 2 4
AD 2 3
A D2 2
A D2 1
AD 2 0
AD 1 9
A D1 8
A D1 7
AD 1 6
A D 15
A D1 4
AD 1 3
AD 1 2
A D 11
A D1 0
AD 9
AD 8
AD 7
A D6
AD 5
AD 4
A D3
A D2
AD 1
AD 0
RN 1 3
8 P4 R X8 .2 K_ 0 4
1
8
2
7
3
6
4
5
P C I_ A D3 1
P CI_ A D3 0
PC I_ AD 2 9
P C I _ A D 28
P C I _A D 2 7
P CI_ A D 2 6
PC I_ AD 2 5
P C I _ A D 24
P C I _A D 2 3
P CI_ A D 2 2
PC I_ AD 2 1
P C I _ A D 20
P C I _A D 1 9
P CI_ A D 1 8
PC I_ AD 1 7
P C I_ A D1 6
P CI_ A D1 5
PC I_ AD 1 4
PC I_ AD 1 3
P C I_ A D1 2
P CI_ A D1 1
PC I_ AD 1 0
P C I_ A D 9
P C I_ A D8
P CI_ A D 7
P C I_ A D 6
P C I_ A D 5
P C I _A D 4
P CI_ A D 3
P C I_ A D 2
P C I_ A D 1
P C I _A D 0
6-16-47238-45A
3 .3 VS
Schematic Diagrams
968_PCIE_LAN_GPIO 2/4
U 28 B
1 0K _0 4
CP U_ S T P #
R 313
R 315
R 319
1 0K _0 4
4 . 7K _0 4
1 0K _0 4
P S O N#
PM E#
PW R _ BT N#
R 317
*1 0 K _ 0 4
SB_ M UT E#
A GP B U S Y #
H _ P R O C H O T#
H _ TH R MT R I P #
19
19
19
19
3 .3 V S
R 403
R 404
Sheet 15 of 35
968_PCIE_LAN_GPI
O 2/4
1 0K _0 4
1 0K _0 4
L CD ID0
S B _ T HE RM #
R 405
1 0K _0 4
B D _I D
R 234
R 231
R 236
1 0K _0 4
1 0K _0 4
1 0K _0 4
P M _C L K R U N #
S M I#
L P C_ L D RQ #
R
R
R
R
R
4 . 7K _0 4
1 K _ 04
1 K _ 04
1 0K _0 4
1 0K _0 4
AG PBU SY#
S _ CL K
S _ DA T
GA 20 #
S B _ K B C R S T#
173
230
235
316
318
R 406
A GP B U S Y #
AE2 3
19
L PC_ F R AM E#
19
L PC_ SIR Q
P R OC H O T #
T H E R MT R I P #
Y 5
A A4
A B2
A B3
L PC _ AD0
L PC _ AD1
L PC _ AD2
L PC _ AD3
L P C_ L DR Q #
L P C_ S IR Q
B 11
TX E N
TX E R
APIC
L AD0
L AD1
L AD2
L AD3
A B1
A B4
A A5
L F R A ME #
L D R Q#
SIR Q
LPC
T X D0
T X D1
T X D2
T X D3
R G MC MP _N
R GM C M P _ P
R GM V R E F
R XC L K
RX D V
RX E R
R
R
R
R
*1 0 K _ 0 4
J20091130
1 6 R T C _P W R O K
1 3 , 1 9 , 2 3 S B _ P W R OK
R T C _C L K O
R T C _C L K I
E2
E1
S B _ P W R OK
F1
E4
OS C 3 2 K H O
OS C 3 2 K H I
BAT O K
P W R OK
D 1
V C C_ R T C
C3 6 7
G P I O2 1
G P I O2 2
G P I O2 3
G P I O2 4
P R X0 +
PRX0 P T X0 +
PT X0 P R X1 +
PRX1 P T X1 +
PT X1 -
RT C V S S
A U X _ P W R OK
. 1U _ 1 0V _X 7 R _0 4
S B _ P W R OK
21
24
E5
C 4
A Z _S D I N 0
A Z _S D I N 1
2 1 , 2 4 A Z _ S D OU T
21 , 2 4
A Z _ S Y NC
3 .3 V
2 1, 2 4
A Z _ RS T #
2 1 , 2 4 A Z _ B I T C LK
HD A _ S D IN0
HD A _ S D IN1
Y 3
Y 2
R2 4 7
H D A _ S D OU T
HD A _ S Y NC
* 1 0K _0 4
B3
Z2016 Y 1
R3 2 1
HD A _ RE S E T #
HD A _ B IT _ CL K
0 _0 4
C5 6 4
3 3P _ 5 0 V _ 0 4
18
C L K _ 1 4 M_ 9 6 8
26
S P K R OU T
19
19
23
6
A A2
F2
A A1
S E NT E S T
P W R_ B T N #
P ME #
P S ON #
P W R_ BT N #
PM E#
PS O N#
A U X _ P W R OK
Z 20 0 1
A U X _ P W R OK
OS C I
E N TE S T
SPK
E6
A6
E7
PW R BT N#
PM E#
PSO N#
C 3
A5
A U XO K
AC PIL ED
N C1 1
N C1 0
N C9
N C8
N C7
N C6
N C5
N C4
PCI-Express
. 1U _ 1 0V _X 7 R _0 4
C 578
ACPI/Others
1 0K _0 4
S B _ D P RS L P V R
* 1 0 mi l _ s ho rt -N M N P S E N T E S T
C 307
HD Audio
1 U _ 6 . 3 V _ 04
R 339
R 33 8
X D0
X D1
X D2
X D3
C OL
CR S
M DC
M DIO
RTC
RT C V DD
D 2
H C B 1 0 0 5 K F -1 2 1T 2 0
NC 9
C3 4 6
C 3 45
. 1U _ 1 0V _X 7 R _0 4
.0 1 U_ 1 6 V _ X 7 R_ 0 4
N C_ 0 4
T XC L K
BM BUSY #
AC 2 4
AD 2 5
L29
A 12
F 14
P CL K 1 0 0 P
P C L K 1 0 0N
A V DD _ P E X T RX
A V S S _ P E X T RX
RSET 0
RSET 1
P C IE P R S NT 1
P C IE P R S NT 0
C 12
C 11
A V S S _ G MA C C MP
D 12
A 13
B 13
C 13
3. 3V
A 14
B 14
C 14
R3 6 7
A 11
R 38 0
4 .7 K _ 0 4
1 0 K _ 04
C 10
E 12
R 379
*0 _ 0 4
A 10
C 9
B 9
A 9
J M_ D 3 MO D E
D
F
E
A
8
8
8
7
R 38 1
4 .7 K _ 0 4
J20091126
M 26
M 25
N 24
N 23
K 26
K 25
L24
L23
C 258
C 259
F 26
F 25
G 24
G 23
H 26
H 25
J24
J23
Z
Z
Z
Z
Z
Z
Z
Z
PC
PC
PC
PC
PC
PC
PC
PC
. 1U _ 1 0V _X 7 R _0 4
. 1U _ 1 0V _X 7 R _0 4
IE _ RX P 0 _ N E W _ CA RD 2 5
I E _ R X N 0 _N E W _ C A R D 2 5
I E _ T X P 0 _N E W _ C A R D 2 5
I E _ T X N 0 _ N E W _ C A R D 25
IE _ RX P 1 _ C A RD RE A DE R 2 0
I E _ R X N 1 _C A R D R E A D E R 20
I E _ T X P 1 _C A R D R E A D E R 20
IE _ T X N1 _ CA R D RE A D E R 2 0
20 0 5
20 0 6
20 0 7
20 0 8
20 0 9
20 1 0
20 1 1
20 1 2
PCI-Express X1
Lane 0
Lane 1
P 26
P 25
New Card
Mini Card( Wireless LAN)
P C IE _ CL K _ S B 1 8
P C I E _ C L K _ S B # 18
R 25
R 26
P 22
P 21
Q2 9
2 N7 0 0 2 W
G
1 8 , 2 0 LA N _ C L K R E Q #
E 10
E 11
E 14
E 13
AV D D_ PEX T R X
A V S S _ P E XT R X
P -R S E T0
P -R S E T1
R 21
R 23
3 .3 V
R1 7 0
R1 7 1
4 9 9 _1 % _ 0 4
1 2 4 _1 % _ 0 4
R3 6 4
R3 6 5
0_04
* 0_ 0 4
R3 6 6
0_04
R 2 09
D 12
* 2 . 2K _0 4
* S C S 7 5 1 V -4 0
R 20 2
AUX POWER
30mA
L59
NC 1 7
A V D D_ P E X T RX
H C B 1 0 0 5 K F -1 2 1 T2 0
C5 2 4
C 5 19
. 1 U _ 1 0 V _ X7 R _0 4
. 0 1 U _1 6 V _ X 7 R _ 0 4
23
6
19
19
A
C
S
P
SB_ SU SB#
S B _ DP RS T P #
GA 20 #
S B _ K B C R S T#
G
S
D 6
A4
C 6
C 2
F6
GP S T O P #
P U _S TP #
D 4
B_ DPR SL PV R D 3
CIE _ R S T #
B5
C 7
B7
D 7
A2 0 #
B4
B _ K B CR S T #
GPIO
GP I O7 / G P W A K #
GP I O8 / R I N G
GP I O9 / H D A _ S D I N 2
SL P_ S5 #
GP I O1 1 / S T P _ P C I # / A GP S T OP #
GP I O1 2 / C P U S T P #
GP I O1 3 / D P R S L P V R
GP I O1 4 / A G P S T OP #/ S 3A U X S W #
SL P_ S3 #
GP I O1 6 / D P R S T P #
GP I O1 7 / GA 20 #
GP I O1 8 / K B D R S T#
GP I O0
GP I O1 / L D R Q 1# / P C I E _ H OT P L U G
G P I O 2 / TH E R M#
G P I O 3 / E X TS MI #
GP I O4 / C LK R U N #
GP I O5 / P R E Q5 #
G P I O6 / P GN T5 #
G P I O1 9
G P I O2 0
U 5
A B5
V 5
W 4
W 3
W 2
W 1
Y 4
W 5
*0 _ 0 4
S _ CL K
S _ DA T
P M _ CL K R UN # 1 9
P M_ T H R M TR I P #
1 5 P _ 50 V _ 0 4
Q 22
1 .8 V S
D
*2 N 7 0 0 2 W
S
Q2 1
H _ P R OC H O T # R 1 8 5
1 0M _ 0 4
* 8. 2 K _ 0 4
Z2015G
*2 N 7 0 0 2 W
C3 7 1
6-22-32R76-0B1,H=2.4
1 5 P _ 50 V _ 0 4
S
R T C _ C LK I
G
4
Z 2 01 4
X4
3 2. 76 8 K H z-2 0 0
2
R 2 07
C 34 0
* 3 30 K _ 0 4
* 10 U _1 0 V _ 0 8
K B C _ R S M R S T# 1 9
A U X _P W R O K 6
J20091130
S_ C L K
S_ D AT
9 , 10 , 1 8 , 2 5
9 , 10 , 1 8 , 2 5
3 .3 V
*8 . 2 K _ 0 4
C3 6 5
3
R2 3 8
P C IE _ P R S NT 0
19
R2 3 7
C R _ W A K E # 20
R1 9 1
R T C _ C LK O
B - 16 968_PCIE_LAN_GPIO 2/4
S M I#
*1 0 m li _ s ho rt - N M N P
A U X _ P W R OK
J M_ D 3M O D E
SB_ BL O N 1 3
S B _ TH E R M#
S MI #
C L K RU N #
L C DID 0
C R_ W A K E #
N C _0 4
* 10 K _ 0 4
* 0_ 0 4
SiS9 6 8
A V S S _ P E X T RX
R1 6 9
P C IE _ P R S NT 0 2 5
R3 7 8
B D_ ID
D
PCI-Express
1 .8 V S
S CI#
S W I#
S B _ MU TE #
19
S CI#
19
SW I#
22
S B _ M UT E #
23
SB_ SU SC #
6
AG PSTO P#
6
C PU_ ST P #
6 S B _ D P RS L P V R
P C IE _ P R S NT 0
MAIN POWER
1
B.Schematic Diagrams
6
2
2
G T XC L K
E X TC L K
A V D D _ GM A C C M P
A V S S _ GM A C C M P
A V D D _G M A C C MP
B 8
A 8
D
R 340
CPU_S
1 .8 V
C 8
D 9
S
A G P S T OP #
S C I#
P C IE _ RS T #
S W I#
OS C 2 5M H O
O S C 2 5 MH I
C
8 P 4 R X 10 K _ 0 4
8
7
6
5
I N I T#
A 2 0 M#
SM I#
I N TR
NM I
IG NN E#
F ER R#
S T P C LK #
C P U S L P # / C P U S TO P #
A
R N1 2
1
2
3
4
A V S S _G MA C C MP 1 8
A V D D _G MA C C MP 1 8
AC 2 3
AE2 6
AD 2 3
AC 2 2
AE2 5
AE2 4
AF2 4
AF2 5
AD 2 4
H _ I N I T#
H _A 20 M #
H _ S MI #
H _ INT R
H _ N MI
H _I GN N E #
H_ F E R R#
H_ S T P C L K #
H_ C P U S L P #
GMAC
2
2
2
2
2
2
2
2
2
3 .3 V
P M_ T H R M T R I P # 3 0
1. 8V
1. 8V S
3. 3V
3. 3V S
V CC _ RT C
5 , 7 , 9 , 1 0, 1 6 , 1 7 , 2 7 , 31 , 3 2
4 , 5 , 6 , 7 , 11 , 1 2 , 1 4 , 1 6, 17 , 1 8 , 2 7
2 , 1 2 , 13 , 1 6 , 1 7 , 2 0, 23 , 2 4 , 2 5 , 3 0, 3 1 , 3 2
6 , 9 , 1 0, 11 , 1 2 , 1 3 , 1 4, 1 6 , 1 7 , 1 8 , 19 , 2 0 , 2 1 , 2 2, 2 3 , 2 5 , 2 6 , 27 , 2 9
16
Schematic Diagrams
968_USB_SATA 3/4
USB0: NEW CARD
USB1: MINI CARD
USB2: BLUETOOTH
USB3:
USB4:
USB5:
USB6:
U2 8 C
PORT0
3G
PORT1
CCD
Zo=90 Ohm
USB7: PORT2
3 .3 V
R N2 8
8 P 4 RX 1 0 K_ 0 4
4
5
3
6
2
7
1
8
10 K _ 0 4
10 K _ 0 4
US B
US B
US B
US B
US B
US B
US B
US B
US B
US B
US B
US B
US B
US B
US B
US B
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
_P
D2 6
D2 5
E2 4
E2 3
A2 0
B2 0
C1 9
D1 9
A1 8
B1 8
C1 7
D1 7
A1 6
B1 6
C1 5
D1 5
P0
N0
P1
N1
P2
N2
P3
N3
P4
N4
P5
N5
P6
N6
P7
N7
25
U S B _ O C# 0
25
U S B _ O C# 2 6
U S B _ OC # 0
U S B _ OC # 1
U S B _ OC # 3
U S B _ OC # 4
U S B _ OC # 5
U S B _ OC # 0
U S B _ OC # 4
U S B _ OC # 7
UV DD 1 8
1 .8 V
284mA
L 24
U V D D1 8
284mA
H C B 1 0 05 K F -1 21 T 2 0
C2 8 3
C 29 0
. 1U _ 1 0 V _ X7 R _ 04
*. 01 U _ 16 V _ X 7 R _ 0 4
A2 3
F2 1
A2 4
B2 4
C2 3
C2 4
A2 5
B2 3
E1 6
E1 8
F1 5
F1 6
J1 9
H1 8
H1 7
H1 6
H1 5
J1 5
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
V0 +
V0 V1 +
V1 V2 +
V2 V3 +
V3 V4 +
V4 V5 +
V5 V6 +
V6 V7 +
V7 -
O
O
O
O
O
O
O
O
C0 #
C1 #
C2 #
C3 #
C4 #
C5 #
C6 #
C7 #
U
U
U
U
U
U
U
U
U
U
VD
VD
VD
VD
VD
VD
VD
VD
VD
VD
O S C 1 2M H I
O S C 1 2 MH O
US B RE F
A V D D_ U S B P L L 1 8
AVSS_ U SBPL L 1 8
USB
A V DD _ US B CM P 1 8
A V S S _ US B CM P 1 8
A V DD _ US B CM P 3 3
A V S S _ US B CM P 3 3
8mA
3 .3 V
H C B 1 0 05 K F -1 21 T 2 0
A V D D _ S A TA R X
A V S S _ S A TA R X
C2 8 6
C 27 0
. 1U _ 1 0 V _ X7 R _ 04
. 0 1 U _ 1 6 V _ X 7R _ 0 4
STX0 +
S T X 0S RX 0 +
S R X 0STX1 +
S T X 1S RX 1 +
S R X 1-
D1 8
D1 8
D1 8
D1 8
D1 8
D1 8
D1 8
D1 8
D1 8
D1 8
X IN
X OU T
IS W IT C HO P E N 1
IS W IT C HO P E N 0
A C9
A D9
B2 6
B2 5
US B P V D D1 8
US B P V S S1 8
E2 1
E2 0
US B CM P A V D D1 8
U S B C M P A V S S 18
D2 1
C2 1
8mA
C 276
C 2 77
. 1U _ 1 0V _X 7 R _0 4
.0 1 U_ 1 6 V _ X 7 R_ 0 4
U V D D 33
NC _ 0 4
A C 13
A D 13
AF1 2
AE1 2
AC 6
AD 6
AF5
AE5
SAT AT XP0
SA T A T X N0
SAT AR XP0
SA T A R X N0
SAT AT XP1
SA T A T X N1
SAT AR XP1
SA T A R X N1
AE8
AF8
S OS C 2 5 MH I
SO S C2 5 M HO
AA3
SAT A_ L ED #
AC 1
AD 1
IS W 1
IS W 0
D2 2
C2 2
Z2 1 0 6
Z2 1 0 7
E2 2
Z C LK _S E L
D1 0
Z 2 1 0 8 R3 1 1
E9
PC IE _ W A K E #
SATATXP0 2 3
S A T A T X N 0 23
SATAR XP0 2 3
S A T A R X N0 2 3
SATATXP1 2 4
S A T A T X N 1 24
SATAR XP1 2 4
S A T A R X N1 2 4
Sheet 16 of 35
968_USB_SATA 3/4
S A TA _L E D # 2 4 , 2 6
R3 2 2
R3 2 3
1 K_ 0 4
1 K_ 0 4
A V S S _ S A TA P L L3 3
A C8
A D8
A V DD _ S A T A R X
A VSS_ SAT AR X
A V DD _ S A T A P L L 3 3
A V DD _ S A T A P L L 3 3
AF 7
I P B _ OU T 0
I P B _ OU T 1
SATA
A VSS_ SAT APL L 3 3
A VSS_ SAT APL L 3 3
T RA P 0
R EXT
AT RA P
6mA
L 27
18
1 5 0 _ 1% _ 0 4
US B RE F
NC 5
U V D D3 3
U V D D3 3
U V D D3 3
AF1 4
AF1 5
A V D D _ S A TA P L L3 3
SATAR EXT
1 .8 V S
R1 8 8
F20
U V D D3 3
8mA
L 22
F2 2
F1 9
F1 7
C LK _1 2 M _U S B
B2 2 Z2 1 0 1
U S B C MP A V S S 3 3
HD A C T
UV DD 3 3
A2 2
18
18
A V DD _ S A T A R X
AE1 5
A D1 5
C L K_ SATA
C LK _S A T A #
C L K 1 0 0P
C L K 1 0 0N
P CI E W A K E
1 K_ 0 4
P C I E _ W A K E # 4 , 20 , 2 5
H C B 1 0 05 K F -1 21 T 2 0
SS
i 96 8
N C8
C 3 16
C 30 5
. 1 U _ 10 V _ X 7 R _ 0 4
. 0 1 U _ 1 6 V _ X 7R _ 0 4
MuTIOL Clock Select (ZCLK)
133MHz : Interanl Pull down
66MHz : External Pull up
N C_ 0 4
R 2 2 7 1 2 K _ 1 % _ 04
SATAR EXT
A V S S _ S A TA R X
3 .3 V
J20091125
C 358
41mA
3 .3 V S
L 28
V C C _ R TC
2 2 P _ 5 0V _0 4
A V D D _ S A T A P LL 3 3
R 38 2
1K _ 04
D2 6
A
R B 75 1 V
S C S 7 51 V -4 0
C
R 30 1
1K _ 04
D2 4
A
R B 75 1 V
S C S 7 51 V -4 0
C
V DD 3
H C B 1 0 05 K F -1 21 T 2 0
J_ R T C 1
C 3 43
C 34 2
. 1 U _ 10 V _ X 7 R _ 0 4
. 0 1 U _ 1 6 V _ X 7R _ 0 4
B.Schematic Diagrams
R 3 07
R 3 08
U S B _ OC # 7
U S B _ OC # 1
U S B _ OC # 3
U S B _ OC # 5
25
25
25
25
13
13
25
25
24
24
25
25
26
26
26
26
1
2
C 51 3
D2 5
C
Z CL K _ S E L
R 17 6
*1 0 K _ 04
P C I E _W A K E #
R 21 4
10 K _ 0 4
RB 7 5 1 V
S C S 7 5 1 V -4 0
A
3 .3 V
R 2 99
1 0 K _ 1 % _0 4
R T C _ P W R OK
C5 1 4
N O1
C 5 11
C 59 1
*1 U _ 6 . 3 V _ 0 4
N O_ 0 4
1 U _6 . 3 V _ 0 4
1 0 U _ 1 0 V _ 08
15
8 5 20 4 -0 2 0 01 _ R
N C1 0
N C_ 0 4
2 2 U _ 6 . 3 V _ X5 R _ 08
AV SS_ SAT APL L 3 3
U S B P V D D 18
L 58
N C1 6
H C B 1 0 05 K F -1 21 T 2 0
1 .8 V
USB CM P A V D D1 8
L2 1
C 5 17
C 51 8
. 1 U _ 10 V _ X 7 R _ 0 4
. 0 1 U _ 1 6 V _ X 7R _ 0 4
N C_ 0 4
N C4
US B P V S S 1 8
H C B 1 00 5 K F - 12 1 T 2 0
C 264
C 2 65
. 1U _ 1 0V _X 7 R _0 4
.0 1 U_ 1 6 V _ X 7 R_ 0 4
1 .8 V
1 .8 V S
3 .3 V
3 .3 V S
V DD 3
V CC _ RT C
5 , 7 , 9 , 10 , 1 5 , 1 7 , 2 7, 31 , 3 2
4 , 5 , 6 , 7, 11 , 1 2 , 1 4 , 1 5, 1 7 , 1 8 , 2 7
2 , 1 2, 13 , 1 5 , 1 7 , 2 0, 2 3 , 2 4 , 2 5 , 30 , 3 1 , 3 2
6 , 9 , 1 0, 1 1 , 1 2 , 1 3 , 14 , 1 5 , 1 7 , 1 8, 19 , 2 0 , 2 1 , 2 2, 2 3 , 2 5 , 2 6 , 2 7, 2 9
1 3 , 19 , 2 5 , 2 6 , 2 7, 28 , 3 0 , 3 2
15
NC _ 0 4
U S B C MP A V S S 1 8
968_USB_SATA 3/4 B - 17
hexainf@hotmail.com
1 .8 V
Schematic Diagrams
R
R
V
V
V
V
V
18
17
17
13
12
11
10
K9
M9
N9
P9
R9
T9
U9
J 14
T 18
Sheet 17 of 35
968_PWR_GND 4/4
3 .3 VS
29mA
1 .8 V
19mA
3 .3 V
4mA
V_ L AN
V _ A V D D_ S B P CI E
153mA
V _ A V D D_ S A T A
190mA
V 16
V 15
V 14
T8
N8
L9
W 17
W 16
W 15
W 14
W 13
W 12
K8
L8
M8
P8
R8
U8
V8
J
J
J
J
18
17
16
10
J8
J9
H 19
H9
H8
F7
J 11
J 12
H
H
H
H
J
10
11
12
13
13
K 18
L 18
L 19
M 18
M 19
N 19
H 21
J 21
K 21
L 21
M 21
N 21
M 22
H 22
AB8
AB9
A B 10
A B 11
A C 10
A C 11
A D 10
A D 11
A E 10
A F 10
V9
W8
W9
W 10
W 11
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
IV D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
PVD
PVD
PVD
PVD
PVD
PVD
OV D
OV D
OV D
OV D
OV D
OV D
OV D
OV D
OV D
OV D
OV D
OV D
OV D
IV D
IV D
IV D
IV D
IV D
IV D
D
D
D
D
D
D
_A
_A
_A
_A
_A
_A
IIV D
IIV D
IIV D
IIV D
IIV D
K 10
K1 1
K1 2
L10
L11
L 12
L14
L15
L 16
M 10
M 11
M 12
M1 3
M 14
M 15
N1 0
X
X
X
X
X
X
UX
UX
UX
UX
UX
UX
D_ A U
D_ A U
D_ A U
D_ A U
D_ A U
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
DPE
DPE
DPE
DPE
DPE
DPE
DPE
DPE
DPE
DPE
DPE
DPE
DPE
DPE
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
AVD
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
D_ S A
SiS9 6 8
B - 18 968_PWR_GND 4/4
Power/Ground
D_ A U
D_ A U
D_ A U
D_ A U
D_ A U
D_ A U
OV D
OV D
OV D
OV D
OV D
OV D
GM
GM
GM
GM
GM
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
VS
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
SBVS
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
AVSS_ SA
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
1 .8 V S
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V SS
VSS
VSS
V DD
V DD
V DD
V DD
V DD
V DD
V DD
V DD
V DD
V DD
V DD
V DD
V DD
V DD
A VSSP EX
AV SSPEX
AVSS PEX
AVSSP EX
AV SSPEX
AVSS PEX
AVSSP EX
AV SSPEX
AVS SPEX
AVSSP EX
AV SSPEX
AVS SPEX
AVSSP EX
AV SSPEX
AVS SPEX
AVSSP EX
AV SSPE X
AVS SPEX
AVSSP EX
A VSSPE X
AVS SPEX
AVSSP EX
A VSSPE X
AVS SPEX
AVSSP EX
A VSSPE X
AVS SPEX
AVSS PEX
A VSSPE X
AVS SPEX
AVSS PEX
A VSSPE X
B.Schematic Diagrams
522mA
U 26
W 26
A A 25
R 24
T 24
V 24
Y 24
P 18
W 18
U 18
V 18
V 19
W 19
N 18
VTT
V TT
U2 8 D
1 .8 VS
VS SZ
VSSZ
VSSZ
VS SZ
VSSZ
VSSZ
VS SZ
VSS Z
VSSZ
VS SZ
VSS Z
VSSZ
VS SZ
VSS Z
AB2 2
AA 2 1
22mA
P2 4
P2 3
N2 2
N 26
N 25
M 24
M 23
L22
K2 2
J22
G 22
L 26
L25
K2 4
K2 3
J26
J25
H2 4
H 23
G 26
G2 5
F 24
F23
E2 6
E 25
P1 6
M 17
N 17
P1 7
M 16
N1 6
N 15
1 . 0 5V S
U 23
W23
R 22
T21
V2 1
Y 21
T15
P1 5
T 17
R 15
R1 6
T 16
U 16
U1 7
968_PWR_GND 4/4
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
TA
AVSS_ SA TA
AVSS_ SA TA
AVSS_ SA TA
AVSS_ SA TA
N 11
N 12
N 13
N 14
P1 0
P1 1
P1 2
P1 3
P1 4
R 10
R 11
R 12
R 13
R 14
T10
T11
T12
T13
T14
U 10
U 11
U 12
U 13
U 14
U 15
D 13
D 11
B1 2
B1 0
AC 2 5
AD 2 6
C2 7 9
C 317
C 2 89
C2 5 3
C3 3 0
C2 9 3
C3 1 0
C3 0 4
1 0U _ 1 0 V _ 08
* 1 0 U_ 1 0 V _ 0 8
1 U _1 0 V _ 0 6
1 U_ 1 0 V _ 0 6
. 1 U _ 1 0 V _ X 7R _ 0 4
. 1 U _ 1 0 V _ X 7R _ 0 4
.1 U_ 1 0 V _ X 7 R_ 0 4
.1 U_ 1 0 V _ X 7 R_ 0 4
C5 9 2
C 354
C 3 14
C3 8 6
C3 4 9
C3 4 8
C3 3 7
C3 4 4
*1 0 U _ 1 0 V _ 0 8
1 0 U _ 10 V _ 0 8
1 U _1 0 V _ 0 6
*1 U _ 10 V _0 6
. 1 U _ 1 0 V _ X 7R _ 0 4
*. 1 U _ 10 V _ X 7 R _ 0 4
*. 1 U _ 10 V _ X 7 R _0 4
.1 U_ 1 0 V _ X 7 R_ 0 4
3 .3 V S
2.5V change to 3.3V
3 .3 V
V_ L AN
L26
H C B 1 6 08 K F -1 21 T 2 5
C3 3 4
C 3 18
C3 3 8
C3 0 8
C 306
1 U_ 1 0 V _ 0 6
1 U _1 0 V _ 0 6
*1 U _ 10 V _ 0 6
. 1 U _ 1 0 V _ X 7R _ 0 4
* .1 U_ 1 0 V _ X 7 R_ 0 4
1 .8 V S
D 14
E1 5
A1 5
B1 5
C 16
D 16
A1 7
B1 7
E1 7
C 18
D 18
A1 9
B1 9
E1 9
C 20
D 20
A2 1
B2 1
D 23
D 24
C 25
C 26
K1 3
K1 4
K1 5
K1 6
K1 7
L13
L17
AB
AB
AB
AB
AB
AB
AC
AC
AC
AC
AC
AC
AC
AC
AD
AD
AD
AD
AD
AD
AD
AE
AE
AE
AE
AE
AE
AE
AE
AE
AE
AF
AF
AF
6
7
12
13
14
15
2
3
4
5
7
12
14
15
2
3
4
5
7
12
14
1
2
3
4
6
7
9
11
13
14
2
3
4
AF
AF
AF
AF
6
9
11
13
V _ A VD D_ SA T A
R 215
1 .8 V
* 20 m i l _ sh o rt -N MN P
C 3 23
C3 2 1
C3 3 6
C 327
C3 0 1
C 339
1 0 U_ 1 0 V _ 0 8
1 U_ 1 0 V _ 0 6
. 1 U _ 1 0 V _ X 7R _ 0 4
. 0 1 U _ 16 V _ X 7 R _ 0 4
1 U_ 1 0 V _ 0 6
. 1U _ 1 0 V _ X7 R _ 04
C 2 78
C2 6 3
C2 6 8
C 295
C2 7 2
C 271
1 0 U_ 1 0 V _ 0 8
1 U_ 1 0 V _ 0 6
. 1 U _ 1 0 V _ X 7R _ 0 4
. 0 1 U _ 16 V _ X 7 R _ 0 4
1 U_ 1 0 V _ 0 6
. 1U _ 1 0 V _ X7 R _ 04
1 .8 V S
V _ A V D D_ S B P CIE
R 189
1. 05 V S
* 20 m i l _ sh o rt -N MN P
Put under SiS968 solder side
1. 8 V S
1 .0 5 V S
1 .8 V
C 32 2
C 30 3
C 2 98
C 3 31
C 285
C 267
. 1 U _1 0 V _ X 7 R _ 0 4
. 1 U _1 0 V _ X 7 R _ 0 4
. 1 U _1 0 V _ X 7 R _ 0 4
. 1 U _ 10 V _ X 7 R _0 4
. 1 U _ 10 V _ X 7 R _0 4
. 1 U _ 1 0V _X 7 R _0 4
3. 3 V S
C3 3 2
C3 0 0
.1 U_ 1 0 V _ X 7 R_ 0 4
. 1U _ 1 0 V _ X7 R _ 04
3 .3 V
C 29 4
C 29 9
C 3 15
C 3 02
C3 4 1
C3 2 5
C3 3 3
. 1 U _1 0 V _ X 7 R _ 0 4
. 1 U _1 0 V _ X 7 R _ 0 4
. 1 U _1 0 V _ X 7 R _ 0 4
. 1 U _ 10 V _ X 7 R _0 4
. 1 U _ 1 0 V _ X 7R _ 0 4
. 1 U _ 1 0 V _ X 7R _ 0 4
.1 U_ 1 0 V _ X 7 R_ 0 4
V _ A V DD _ S B P C IE
V _L A N
V _ A V D D _S A T A
C 27 3
C2 6 9
C3 2 6
C 319
C3 2 4
C3 2 9
.1 U_ 1 0 V _ X 7 R_ 0 4
. 0 1U _ 1 6 V _ X7 R _ 04
. 1 U _ 1 0 V _ X7 R _ 0 4
. 1 U _ 10 V _X 7 R _0 4
.1 U_ 1 0 V _ X 7 R_ 0 4
. 01 U _ 1 6V _X 7 R _0 4
1 .0 5 V S
1 .8 V
1 .8 VS
3 .3 V
3 .3 VS
2 ,3 ,4 ,6 ,7 ,3 1
5 , 7 , 9 , 1 0 , 15 , 1 6 , 2 7 , 3 1 , 3 2
4 , 5 , 6 , 7 , 1 1, 12 , 1 4 , 1 5 , 1 6 , 1 8, 2 7
2 , 1 2 , 1 3, 15 , 1 6 , 2 0 , 2 3 , 2 4, 2 5 , 3 0 , 3 1 , 3 2
6 , 9 , 1 0 , 1 1, 1 2 , 1 3 , 1 4 , 1 5 , 16 , 1 8 , 1 9 , 2 0 , 2 1, 2 2 , 2 3 , 2 5 , 2 6, 27 , 2 9
Schematic Diagrams
CLK_GEN & CLK_BUTTER
C1 8 8
C 1 86
. 1 U _ 1 0 V _ X7 R _ 04
. 1 U _ 10 V _ X 7 R _ 0 4
C5 0 3
C 1 91
C1 7 1
1 U _ 1 0 V _ 06
1 U _1 0 V _ 0 6
C L K GE N _ V D D
L 56
2 2 , 2 3 , 2 5, 2 7 , 3 1 , 3 2
R1 1 6
C5 0 6
10 U _ 10 V _ 0 8
R1 1 3
S US B #
C1 7 4
. 1 U _1 0 V _ X 7 R _ 0 4
* 0_ 0 4
C LK E N
1 0 K_ 0 4
1
1
2
2
5
3
2
2
4
9
3
4
6
9
9
1
2
2
5
4
3
7
8
3
0
7
3
2
2
1
VD
VD
VD
VD
VD
VD
VD
VD
G
G
G
G
G
G
G
G
D
D
D
D
D
D
D
D
ND
ND
ND
ND
ND
ND
ND
ND
C P U T _ L0 F
C P U C _ L0 F
CP UT _ L 1
C P UC _ L 1
RE F
P CI
P CI
Z
48
CP U
P CIE X
P CIE X
RE
PC
PC
Z
48
CP
PC
PC
PC IET _ L 0
P CIE C _ L 0
PC IET _ L 1
P CIE C _ L 1
PC IET _ L 2
P CIE C _ L 2
PC IET _ L 3
P CIE C _ L 3
P C I E T _ L4 F
P C I E C _ L4 F
P C I E T _ L5 F
P C I E C _ L5 F
F
I
I
U
IEX
IEX
SAT AC L KT _ L
S A T A CL K C _ L
(C L K _ S T O P # )/ V TT P W R G D / P D #
D
3 .3 VS
U2 6
. 1 U _1 0 V _ X 7 R _ 0 4
H C B 16 0 8 K F -1 2 1 T2 5
CL K E N#
S
29
G
6
3 . 3V S
Q 14
2 N 70 0 2 W
Z 23 0 1
CP US T P #
28
Z C LK 0
Z C LK 1
* (C P U _ S T O P #)/ R E S E T#
C L K GE N _ V D D A
L14
H C B 1 0 0 5K F - 1 2 1T 2 0
* *F S L0 / R E F 0 _ 2 x
*F S L1 / R E F 1 _ 2 x
50
C 35 7
C1 8 3
C 182
1 0 U _ 1 0 V _ 08
. 1 U _ 1 0 V _ X 7R _ 04
. 01 U _1 6 V _ X 7 R _ 0 4
** F S L 2 / P C I C L K 0 _
**F S 3 / P C I C L K 1 _
* *F S 4 / P C I C
*( P C I _ S T O P # )/ P C I C
**M O D E / P C I C
( P E C L K R E Q 0# ) / P C I C
( P E C L K R E Q 1# ) / P C I C
P C IC
VD D A
47
G ND A
Z 23 0 2
Z 23 0 3
S_ D AT
S _ C LK
45
46
SD ATA
SC L K
** S E L 2 4 _4 8 # / 2 4_ 4 8 MH z
1
2
1
2
4
3
4
3
R N1 6
4 P 2 R X3 3 _ 0 4
R N1 7
4 P 2 R X3 3 _ 0 4
P C I E _C L
P C I E _C L
P C I E _C L
P C I E _C L
P C IE _ CL
P C IE _ CL
P C I E _C L
P C I E _C L
P C I E _C L
P C I E _C L
P C I E _C L
P C I E _C L
1
2
1
2
1
2
1
2
1
2
1
2
4
3
4
3
4
3
4
3
4
3
4
3
R N1 9
4 P2 R
R N2 0
4 P2 R
R N2 1
4 P2 R
R N2 2
4 P2 R
R N2 4
4 P2 R
R N2 3
4 P2 R
49
48
CL K _ S A T A _ R
CL K _ S A T A # _ R
1
2
4
3
R N1 8
4 P 2 R X3 3 _ 0 4
21
22
Z _ CL K 0 _ R
Z _ CL K 1 _ R
R1 3 4
R1 3 7
2 2 _0 4
2 2 _0 4
Z _ CL K 0
Z _ CL K 1
3
4
CL K G E N_ F S L 0
CL K G E N_ F S L 1
9
10
11
12
15
16
17
18
CL K G E N_ F S L 2
CL K G E N_ F S 3
CL K G E N_ F S 4
S T P _ P CI#
C L K G E N _ M OD E
P E C L K R E Q 0#
P E C L K R E Q 1#
P CL K _ D E B UG _ R
R1
R1
R1
R1
R1
R1
5
2
9
8
1
3
3 3 _0
3 3 _0
3 3 _0
3 3 _0
3 3 _0
*3 3 _
CL K _ 1
CL K _ 1
CL K _ 1
P CL K _
P CL K _
P CL K _
R1 3 0
R1 3 2
0 _ 04
0 _ 04
R3 7 6
*0 _ 0 4
26
C L K _ 4 8 M_ C A R D
25
C L K _ 1 2 M_ U S B _ R
R1 3 8
3 3 _0 4
K_
K_
K_
K_
K_
K_
K_
K_
K_
K_
K_
K_
NB _ R
NB # _ R
CA R D_ R
CA R D# _ R
SB_ R
SB# _ R
N E W _R
N E W #_ R
MI N I _ R
MI N I # _R
HD V _ R
H D V # _R
0
1
0
1
2
2
H _ C LK _ N B 4
H _ C LK _ N B # 4
H _ C LK _ C P U 2
H _ C LK _ C P U # 2
P CIE
P CIE
P CIE
P CIE
P CIE
P CIE
P CIE
P CIE
P CIE
P CIE
P CIE
P CIE
X3 3 _ 0 4
X3 3 _ 0 4
X3 3 _ 0 4
X3 3 _ 0 4
X3 3 _ 0 4
X3 3 _ 0 4
4
4
4
4
4
04
CL K _ S A T A
CL K _ S A T A #
_C
_C
_C
_C
_C
_C
_C
_C
_C
_C
_C
_C
L
L
L
L
L
L
L
L
L
L
L
L
K_
K_
K_
K_
K_
K_
K_
K_
K_
K_
K_
K_
NB
4
NB # 4
CA R DR E A D E R 2 0
C A R D R E A D E R # 20
SB 1 5
SB# 1 5
NE W
25
N E W # 25
MI N I 2 5
MI N I # 2 5
HD V 1 1
HD V # 1 1
CL K _ S A T A 1 6
CL K _ S A T A # 1 6
Z _ CL K 0
Z _ CL K 1
4 M_ 6 71 M X
4 M_ 9 68
4 M_ 3 07 E L V
SB
KBC
C A RD
CL K _ 1
CL K _ 1
CL K _ 1
P CL K _
P CL K _
M I N I _C A R D _ C LK R E Q #
N E W _ C A R D _ C L K R E Q#
Sheet 18 of 35
CLK_GEN &
CLK_BUTTER
6
14
4 M_ 6 7 1M X 6
4 M_ 9 6 8 1 5
4 M_ 3 0 7E L V
11
SB
14
KBC 1 9
MI N I _ C A R D _ C L K R E Q # 2 5
N E W _C A R D _ C L K R E Q # 25
LA N _ C L K R E Q #
15 , 2 0
J20091126
C L K _ 1 2 M_ U S B
C L K _ 1 2 M_ U S B
16
X2
X1
1 2 MH z
H_ CL K _ N B _ R
H_ CL K _ N B # _ R
H_ CL K _ C P U_ R
H_ CL K _ C P U# _ R
44
43
41
40
38
37
36
35
34
33
31
30
6
5
I C S 9L P R 6 0 0C G L F
X5
D05 10/15
Z 2 3 04 2
1
Z 2 30 5
1 4 . 3 1 MH z
C4 9 6
C 49 7
3 3P _5 0 V _ 0 4
3 3 P _ 50 V _ 0 4
S T P _ P C I#
R 12 7
*1 0 K _ 0 4
P E C L K R E Q0 #
R 12 9
*1 0 K _ 0 4
P E C L K R E Q1 #
R 13 1
*1 0 K _ 0 4
3 .3 V S
3 .3 VS
Place CRYSTAL Within 500
mils of ICS9LPR600
R 10 8
*1 K _ 0 4
C L K GE N _ F S L 0
R 11 0
2 . 2K _0 4
C L K GE N _ F S L 1
R 11 4
2 . 2K _0 4
C L K GE N _ F S L 2
R 11 5
2 . 2K _0 4
R 11 9
*2 . 7 K _ 0 4
C L K GE N _ F S 3
R 12 0
2 . 7K _0 4
C L K GE N _ F S 4
R 12 2
*2 . 7 K _ 0 4
C L K G E N _ M OD E
CP U_ B S E L 0
2
CP U_ B S E L 1
2
CP U_ B S E L 2
2
1 .8 V S
L 20
H C B 1 60 8 K F - 1 2 1 T 2 5
C2 1 3
C 2 16
. 1 U _ 1 0 V _ X7 R _0 4
C2 2 9
C 2 14
10 U _ 10 V _ 0 8
. 1 U _ 1 0 V _ X7 R _0 4
* . 1 U _ 1 0V _X 7 R _0 4
. 1 U _ 1 0 V _ X7 R _0 4
U 9
5
5
10
9
M_ F W D S D C L K O A _ D #
M _F W D S D C LK O A _ D
9 , 10 , 1 5 , 2 5
9 , 10 , 1 5 , 2 5
S _ DA T
S _ CL K
R1 4 9
R1 5 0
R 1 48
C 2 12
1 0 P _ 5 0V _0 4
*0 _ 0 4
*0 _ 0 4
22_04
Z 2 3 06
Z 2 3 07
20
19
F B _ IN A
F B _ O UT A
18
17
8
6
28
24
14
V D D1 .8
V D D1 .8
V D D1 .8
V D D1 .8
V DD A 1 .8
DD RC 0
D DR T 0
CL K _ IN C
CL K _ IN T
DD RC 1
D DR T 1
SD ATA
S C LK
DD RC 2
D DR T 2
F B_ IN
F B _ O UT
DD RC 3
D DR T 3
GN
GN
GN
GN
GN
DD RC 4
D DR T 4
D
D
D
D
D
(HI)PULLl-UP
Mode
Mobile mode
Desktop mode
1
VTTOWRGD/PD#
CLK_STOP#
Host Clock
FS4
3
11
25
21
Clock Generator Pin 15
Status (LO)Non-STUFF
Pin
CL K B U F _ V D D
C2 4 9
1 0 K_ 0 4
3 .3 V S
C2 2 6
* . 1 U _ 1 0V _X 7 R _0 4
R1 2 8
DD RC 5
D DR T 5
7
C L K B U F _ A V DD
1
2
M _C L K _ D D R 3 # _ R
M _C L K _ D D R 3 _ R
2
1
3
4
M_ C L K _ D D R 3 #
RN 7
*4 P 2 R X0 _ S h o rt -N MN P _ 04 M_ C L K _ D D R 3
5
4
M _C L K _ D D R 1 # _ R
M _C L K _ D D R 1 _ R
1
2
4
3
M_ C L K _ D D R 1 #
RN 6
*4 P 2 R X0 _ S h o rt -N MN P _ 04 M_ C L K _ D D R 1
13
12
M _C L K _ D D R 0 # _ R
M _C L K _ D D R 0 _ R
1
2
4
3
M_ C L K _ D D R 0 #
RN 5
*4 P 2 R X0 _ S h o rt -N MN P _ 04 M_ C L K _ D D R 0
15
16
M _C L K _ D D R 2 # _ R
M _C L K _ D D R 2 _ R
2
1
3
4
M_ C L K _ D D R 2 #
RN 4
*4 P 2 R X0 _ S h o rt -N MN P _ 04 M_ C L K _ D D R 2
23
22
27
26
M _C L K _ D D R 3 # 1 0
M _C L K _ D D R 3 1 0
M _C L K _ D D R 1 # 9
M _C L K _ D D R 1 9
FS3
BSEL2
BSEL1
BSEL0
Frequency
0
1
1
0
1
100 MHz
0
1
0
0
1
133 MHz
0
1
0
1
1
166 MHz
0
1
0
1
0
200 MHz
M _C L K _ D D R 0 # 9
M _C L K _ D D R 0 9
1 .8 V S
M _C L K _ D D R 2 # 1 0
M _C L K _ D D R 2 1 0
CL K B U F _ A V D D
L18
PCICLK3
PCI_STOP#
Pin 16
PCICLK5
PECLKREQ0#
Pin 17
PCICLK6
PECLKREQ1#
Pin 28
RESET#
CPU_STOP#
Pin 12
1 .8 V S
3 .3 V S
4 , 5 , 6 , 7 , 1 1 , 12 , 1 4 , 1 5 , 16 , 1 7 , 2 7
6 , 9 , 1 0 , 1 1, 12 , 1 3 , 1 4 , 15 , 1 6 , 1 7 , 19 , 2 0 , 2 1 , 2 2, 2 3 , 2 5 , 2 6, 27 , 2 9
B.Schematic Diagrams
9 , 1 0 , 15 , 2 5
9 , 1 0 , 15 , 2 5
2x F
2x F
LK 2
LK 3
LK 4
LK 5
LK 6
LK 7
55
54
52
51
H C B 1 0 05 K F -1 21 T 2 0
C1 7 7
C 21 5
C2 3 1
10 U _ 10 V _ 0 8
. 1 U _ 1 0 V _ X 7R _ 0 4
. 01 U _ 16 V _ X 7 R _ 0 4
IC S9 P9 3 5
CLK_GEN & CLK_BUTTER B - 19
hexainf@hotmail.com
3 .3 V S
Schematic Diagrams
KBC-ITE IT8512E
K B C _A V D D
L25
H C B 1 00 5 K F -1 2 1 T 20
V D D3
C3 6 4
C 26 6
1 0 U _ 1 0V _0 8
C 36 3
. 1 U _ 1 6 V _ 04
. 1 U _1 6 V _ 0 4
R 2 22
V DD 3
C 31 2
C 3 13
.1 U_ 1 6 V _ 0 4
. 1 U _1 6 V _ 0 4
W D T_ E N
*1 0 K _ 04
PJ 4
V DD 3
C 2 91
* . 1 U _ 1 6 V _0 4
R2 1 6
R 22 1
*1 0 K _ 04
*1 0 0 K _ 0 4
V D D3
W D_ DI S A B L E
1
2
2 0 mi l
R 2 13
*1 0 K _ 04
R 2 32
W D _ D I S A B LE
C 33 5
U 14
K B C _ A GN D
. 1 U _ 1 6 V _ 04
1
3
Z 2 50 8
24
J_KB1/J_KB2
3. 3V S
1
RE S E T #
W EB_ AP#
W E B _ E M A IL #
23 , 3 2 W E B _ A P #
2 3 W E B _ E MA I L#
Sheet 19 of 35
KBC-ITE IT8512E
C P U _ F A N _R
24
2 5, 2 6
3G _ P W R
W L A N_ E N
E C _V G A _ A L E R T #
K B C _M U T E #
3 G _P W R
W L AN _ EN
22
K B C_ M UT E #
B A T _ DE T
B A T _ V OL T _ R
C H G_ C U R S E N _ R
T OT A L _ C U R _ R
24
26
3 G_ D E T#
CC D_ D E T #
MO D E L_ I D
3G _ D E T #
CC D_ D E T #
S M C_ B A T
S M D_ B A T
2 S M C _C P U _ T H E R M
2 S M D _C P U _ T H E R M
26
S M C _ V GA _T H E R M
S M D _ V GA _T H E R M
B R I GH TN E S S
K B C _B E E P
K B C_ B E E P
LOW ACTIVE
2 6 L E D _ S C R O LL #
26
LE D _ N U M#
26
L E D _C A P #
2 6 LE D _ B A T _ C H G#
2 6 L E D _ B A T _ F U LL #
26
L E D_ P W R #
Reserve
J20090724
8 0C L K
3 IN1
8 0 P O RT _ DE T #
PM E#
25
8 0C L K
25
3I N 1
2 5 8 0 P OR T_ D E T #
15
PM E#
24
TP _C L K
24
TP _ D A T A
A
D2 8
1 3, 15 , 2 3 S B _ P W R OK
32
P W R_ S W #
1 3, 2 3 L I D _ S W #
23
W EB_ W W W #
B T_ E N
B K L _E N
DA
DA
DA
DA
DA
DA
C0 /G
C1 /G
C2 /G
C3 /G
C4 /G
C5 /G
P J0
P J1
P J2
P J3
P J4
P J5
1 2 LC D _ B R I GH T N E S S
R 2 01
AD
AD
AD
AD
AD
AD
AD
AD
C0 /G
C1 /G
C2 /G
C3 /G
C4 /G
C5 /G
C6 /G
C7 /G
74
3
F L F R A ME # / G P G2
F L A D 0/ S C E #
F L AD 1 /SI
F L A D2 /S O
F L A D 3 / G P G6
F L CL K /S C K
( P D )F L R S T # / W U I 7 / GP G 0 / TM
GPIO
SMBUS
110
111
115
116
117
118
SM
SM
SM
SM
SM
SM
C L K 0 / GP
D A T 0 / GP
C L K 1 / GP
D A T 1 / GP
C L K 2 / GP
D A T 2 / GP
( P D )K S O1 6 / G P C 3
( P D )K S O1 7 / G P C 5
B3
B4
C1
C2
F6 ( PU )
F7 ( PU )
(
(
(
(
(
(
(
(
PWM
24
25
28
29
30
31
32
34
PW M
PW M
PW M
PW M
PW M
PW M
PW M
PW M
0 / GP A
1 / GP A
2 / GP A
3 / GP A
4 / GP A
5 / GP A
6 / GP A
7 / GP A
0(
1(
2(
3(
4(
5(
6(
7(
P
P
P
P
P
P
P
P
U
U
U
U
U
U
U
U
)
)
)
)
)
)
)
)
PS2 C
PS2 D
PS2 C
PS2 D
PS2 C
PS2 D
LK 0/ G
A T 0/ G
LK 1/ G
A T 1/ G
LK 2/ G
A T 2/ G
PF0 (
PF1 (
PF2 (
PF3 (
PF4 (
PF5 (
PU
PU
PU
PU
PU
PU
( P D )W U I 5/ G P E 5
( P D )L P C P D # / W U I 6/ G P E 6
)
)
)
)
)
)
PWM/COUNTER
( P D )T A C H 0 / G P D 6
( P D )T A C H 1 / G P D 7
( P D )TM R I 0/ W U I 2 / G P C 4
( P D )TM R I 1/ W U I 3 / G P C 6
CIR
( P D )C R X / G P C 0
( P D )C T X/ G P B 2
GP INTERRUPT
LPC/WAKE UP
( P D )L 80 H LA T/ G P E 0
GI N T / GP D 5 ( P U )
8512
R 0_04
8502
C 0.1U_04
( P D )R I N G # / P W R F A I L # / LP C R S T #/ G P B 7
CLOCK
I0
I1
I2
I3
I4
I5
I6
I7
4
5
6
8
11
12
14
15
K B -S I 0
K B -S I 1
K B -S I 2
K B -S I 3
K B -S I 4
K B -S I 5
K B -S I 6
K B -S I 7
36
37
38
39
40
41
42
43
44
45
46
51
52
53
54
55
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
O0
O1
O2
O3
O4
O5
O6
O7
O8
O9
O1 0
O1 1
O1 2
O1 3
O1 4
O1 5
1
2
3
7
9
10
13
16
17
18
19
20
21
22
23
24
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
K B -S O
100
101
102
103
104
105
106
WD I
G ND
C K3 2 KE
CK 3 2 K
C 3 53
3 IN 1
V D D3
C
1
2
3
7
9
10
13
16
17
18
19
20
21
22
23
24
28
S MC _B A T
28
S MD _B A T
28
BAT_ D ET
S MC _ B A T
AC
D 13
B A V 99
A
V DD 3
RA
C
S MD _ B A T
AC
D 14
B A V 99
R 19 8
*1 0 K _ 04
R 19 9
10 K _ 0 4
MO D E L _ I D
A
C
B A T _ DE T
AC
D 10
B A V 99
RB
A
C
28
B A T 1 _V O L T
B A T 1 _V OL T
AC
D 11
B A V 99
A
For W76S
V D D3
For 2800mA Battery
J20091126
V C H G -S E L 2 8
K B C _ S P I_ S CL K
C C D _E N
C C D _E N
26
S W I#
SW I #
15
G A 2 0#
15
S M I#
15
S C I#
15
C CD _ DE T #
R1 9 6
1 0 K_ 0 4
3 G _D E T #
R1 9 0
1 0 K_ 0 4
S M C_ B A T
R2 2 8
4 .7 K _ 0 4
S M D_ B A T
R2 2 9
4 .7 K _ 0 4
B A T_ D E T
R1 8 2
1 0 K_ 0 4
G A2 0 #
K B C _ S U S B # 23
K B C _ S US C# 2 3
93
94
95
96
97
98
99
107
P M _ CL K RU N#
L E D _T H R O TT L E #
C TX 1
W D T _E N
W L A N _ DE T #
B T _ DE T #
82
83
84
SM I#
SC I#
P W R _ B T N#
35
17
K B C _ RS M RS T #
S B _ K B C R S T#
P M _ CL K R UN # 1 5
W D T _E N 2 5
W L A N _ DE T # 2 5
B T _ D E T# 1 3 , 2 5
D D _ ON
30
3 G_ E N
24
3 G_ E N
S MI #
S CI#
S B _K B C R S T #
S M C_ C P U_ T HE RM
R 296
4 .7 K _ 0 4
S M D_ C P U_ T HE RM
R 295
4 .7 K _ 0 4
S B _ K B C R S T# 1 5
P W R_ B T N #
P W R _ B T N# 1 5
K B C _ R S MR S T #
PC L K_ KBC
R2 0 8
K B C _ R S MR S T # 1 5
B A T 1 _ V OL T
R1 8 4
1 0 0 _ 04
* 10 _ 0 4 Z 2 5 10
C 31 1
* 1 0P _ 5 0 V _ 0 4
B A T _ V O LT _ R
C 28 2
1 U _ 1 0 V _0 6
V D D3
NC 6
47
48
C P U_ F A N S E N
120
124
V C OR E _ ON
N C _ 04
13
C 2 84
. 1 U _ 1 0V _X 7 R _0 4
8Mbit
29
119
123
C R X0
CT X 0
R 22 0
1 K _ 04
5 K B C_ S P I_ S I_ R
? ? ?
K B C_ F L A S H
19
R 19 2
2
128
C H G _E N
28
Z 25 0 6
Z 25 0 7
W P#
R2 1 7
* 1 0M _ 04
3 2. 7 6 8 K H z
1
2
1
3
5
7
* S P N Z -0 8S 3 -B - C -0 -P
C 34 7
1 2 P _ 50 V _ 0 4
N C_ 0 4
R2 1 0
C3 2 0
2
4
6
8
C P U _ F A N _R
1 20 K _ 0 4
. 1 U _ 1 0V _X 7 R _ 0 4
C E#
S CK
7
H OL D #
VSS
K B C _ S P I_ S I
R1 9 4
2 K B C_ S P I_ S O _ R
R2 1 9
1 K B C _ S P I _ C E # _R
R2 1 8
6 K B C_ S P I_ S C L K _ R
R1 9 3
4
47_04
K B C _ S P I_ S O
1 5 _ 1 %_ 0 4
K B C _ S P I_ CE
1 5 _ 1 %_ 0 4
K B C _ S P I_ S C
47_04
C2 8 1
* 3 3P _5 0 V _ 0 4
C3 6 1
#
C3 6 0
LK
C2 8 0
* 3 3P _5 0 V _ 0 4
* 3 3P _5 0 V _ 0 4
* 3 3P _5 0 V _ 0 4
W 2 5 X 8 0V S S I G
M X 25 L 8 0 05
J _ S P I1
C3 5 6
1 2P _5 0 V _ 0 4
C P U _F A N
4 . 7 K _ 04
Z 2 51 1
SI
SO
3
SW I #
112
KBC_SPI_*_R = 0.1"~0.5"
U 13
8
S P I_ V D D
K B C _ S P I _S C L K _ R
K B C _ S P I _S I _R
13
K B C_ W R E S E T #
1 U _1 0 V _ 0 6
*A T 3 5 10 I G V -2 . 9 3-C -C -T1
4
5
6
8
11
12
14
15
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
D
Q 24
* 2 N 7 0 0 2W
K B C _ S P I_ CE #
KBC _ SPI_ SI
KBC _ SPI_ SO
56
57
C 60 3
.1 U_ 1 6 V _ 0 4
R IP
GH T N E S S
*1 0 mi l _ sh o rt -N BMN
* . 1U _ 16 V _ 0 4
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
K B -S
X3
4
3
NC 7
2
Z2509S
4
VD D
R I 1# / W U I 0 / GP D 0 ( P U )
R I 2# / W U I 1 / GP D 1 ( P U )
UART
0 /ID0
1 /ID1
2 /ID2
3 /ID3
4 /ID4
5 /ID5
6 /ID6
1 /ID7
WAKE UP
PW R SW /G PE4 ( PU )
R X D / GP B 0( P U )
T X D/G P B 1 ( P U )
)GP H
)GP H
)GP H
)GP H
)GP H
)GP H
)GP H
)GP G
( P D )E G A D / G P E 1
( P D )E G C S #/ G P E 2
( P D )E G C L K / G P E 3
WAKE UP
33
PD
PD
PD
PD
PD
PD
PD
PD
EXT GPIO
PS/2
85
86
87
88
89
90
58
59
60
61
62
63
64
65
For W740S
FLASH
PI0
PI1
PI2
PI3
PI4
PI5
PI6
PI7
K B C_ A G ND
C 2 97
B - 20 KBC-ITE IT8512E
VBA T
IT8502E
ADC
66
67
68
69
70
71
72
73
108
109
EC? ?
R574
A V CC
DAC
76
77
78
79
80
81
I T 8 5 02 E
WEB0--->AP KEY
WEB1--->EMAILKEY
WEB2--->WWWKEY
VSTBY
VST BY
VSTBY
VS TBY
VSTBY
V STBY
11
E C S CI# /G P D3 ( P U )
E C S MI # / G P D 4 ( P U )
C
125
T H E R M_ R S T #
*S C S 3 35
PW R _ SW #
18
R1 8 7
1 0 0_ 0 4 L I D #
21
W E B _W W W #
1 3 , 2 5 , 2 6 B T_ E N
13
B K L _E N
23
15
AVS S
T H E R M_ A L E R T#
2 T H E R M _A L E R T #
K S I0 /S T B #
K S I 1/ A F D #
K S I2 /INIT #
K S I3 /S L IN#
K S I4
K S I5
K S I6
K S I7
K S O 0/ P D 0
K S O 1/ P D 1
K S O 2/ P D 2
K S O 3/ P D 3
K S O 4/ P D 4
K S O 5/ P D 5
K S O 6/ P D 6
K S O 7/ P D 7
K S O 8/ A C K #
K S O 9 /B US Y
K S O1 0 / P E
K S O1 1 / E R R #
K S O1 2 / S L C T
K S O1 3
K S O1 4
K S O1 5
GA 20 / G P B 5
K B R S T # / GP B 6 ( P U )
P W U R E Q# / GP C 7 ( P U )
L 8 0L L A T / GP E 7 ( P U )
C 328
* . 1 U _ 1 0 V _ X7 R _0 4
K/B MATRIX
W R ST#
126
4
16
20
J_ K B 2
8 5 20 1 -2 4 05 1
75
A C_ IN #
A C _I N #
L E D_ A C IN#
LPC
14
VSS
VSS
VSS
VS S
VSS
V SS
VSS
GA 20 #
28
26
L A D0
L A D1
L A D2
L A D3
L P CC L K
L F R A ME #
S E R IRQ
L P C R S T # / W U I 4/ G P D 2( P U )
1
12
27
49
91
113
1 22
B.Schematic Diagrams
K B C _W R E S E T#
10
9
8
7
13
6
5
22
J _ KB1
*8 5 20 1 -2 4 05 1
Z 2 5 05
P C LK _ K B C
V CC
15
L P C_ A D 0
15
L P C_ A D 1
15
L P C_ A D 2
15
L P C_ A D 3
18
P C LK _ K B C
15 L P C _ F R A M E #
15
LP C _ S I R Q
2 0, 23 , 2 5 L P C _ R S T #
26
50
92
114
12 1
127
VC C
U 12
1 0 0 K _ 04
G
M R#
5
S P I_ V DD
K B C _ S P I _ C E # _R
K B C_ S PI_ S O _ R
V DD 3
3 .3 V
3 .3 V S
13 , 1 6 , 2 5 , 26 , 2 7 , 2 8, 30 , 3 2
2, 12 , 1 3 , 1 5, 1 6 , 1 7 , 2 0, 2 3 , 2 4 , 2 5, 3 0 , 3 1 , 32
6, 9, 1 0 , 1 1 , 12 , 1 3 , 1 4 , 15 , 1 6 , 1 7 , 18 , 2 0 , 2 1, 22 , 2 3 , 2 5, 2 6 , 2 7 , 2 9
Schematic Diagrams
JMC261 CARD READER/LAN
Card Reader/Lan (JMC261)
5 VS
2 2 _0 4
R363 R362 R361
C346
Fu nction
Disable D3E
NC
Enable D3E(1 )
NC
0 .1u
Enable D3E(2 )
C
NC
0
A
NC
NC
C
NC
NC
A
0
C
3. 3 V
A
3 .3 V
C
R3 8 3
A
S D _ CL K
4
V CC
WP
S CL
S DA
A0
A1
A2
G ND
1
2
3
U 17
*H T2 4 L C 0 2 1 8P B
L A N_ L E D0
L A N_ L E D1
L A NX O UT
DVD D
L A NX IN
R3 8 6
X6
L A N_ M DIP 0
L A N_ M DIN 0
1 M_ 0 4
2
1 X 8 A 0 2 5 00 0 F G 1H _ 25 M H z
DVD D
1. For JMC2 51/JMC261 only.
2. MPD conn ect to Main Po wer or RSTNf or
D3Eapplicaion, to AUX powe r oth erw s
i e.
C6 2 7
2 2p _ 5 0 V _N P O _0 4
2 2p _ 5 0V _N P O _0 4
3 .3 V
L A N_ M DIP 1
L A N_ M DIN 1
L A N_ M DIP 2
L A N_ M DIN 2
L A N_ M DIP 3
L A N_ M DIN 3
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
L ED 0
L ED 1
VD D
G ND
V I P _1
VIN _ 1
A V D D 12
V I P _2
VIN _ 2
G ND
A V D D 33
V I P _3 (N C )
V I N _ 3 (N C )
A V D D 12 (N C )
V I P _4 (N C )
V I N _ 4 (N C )
ML M X1 -_ R
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
GN D
MD I O 13
MD I O 14
S M B _ S DA /C R_ L E D N
T EST N
V DD IO
VD D
V CC 3 O
C R_ CD 0 N
C R_ CD 1 N
S MB _S C L / L E D 2
CR E Q N
MP D
W AKE N
R STN
A VD DX
JMC261
(L QFP 6 4)
C R1 _ P CT L N
S D _ CD #
M S _ INS #
L A N _S C L
L A N _ C LK R E Q #
M PD
W A KEN
X R S TN
3 .3 V
D V DD
C6 3 3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
C6 3 4
1 0U _ 10 V _ 0 8
Fo r JMC25 1/261
o nly
L A N X IN
L A N X OU T
S W F 2 5 20 C F -4 R 7 M- M
R3 9 1
AC
LA N _ C L K R E Q# 1 5 , 1 8
3. 3V
R 38 9
R3 8 7
*0 _ 0 4
R3 8 8
*1 0 0 K _ 0 4
0_04
C 62 8
3 .3 V S
*0 . 1 u _ 16 V _ Y 5V _0 4
D V DD
C 63 1
C 63 2
AC
AC
ML M X1 ML M X1 +
2
V C C_ CA RD
*1 0 m i _l s h or t
S D _ CL K
L P C _ R S T# 1 9 , 2 3 , 2 5
PCIe Differential
Pairs = 100 Ohm
( >20mil)
REG L X
ML M X0 -
C6 2 9
R E GL X
DV D D
( >20mil)
1
D 34
D3 5
D 36
D3 7
*B A V 99 R E C T I F I E R
*B A V 99 R E C T I F I E R
* B A V 9 9 RE C T IF IE R
* B A V 9 9 RE C T IF IE R
ML M X0 +
2
LP 1
*W C M 20 1 2 F 2 S -1 61 T 0 3
4
3
ML M X1 + _ R
M DIO 1 3
M DIO 1 4
L A N _S D A
R 39 0
JM C 2 6 1 -L GC Z 0 A 7 *7
DV D D
1
ML M X0 + _ R
R EXT
V D DX 3 3
X IN
X O UT
GN D
LX
FB1 2
V DD REG
C LK N
CL KP
A V DD H
RX P
R XN
G ND
TXN
TXP
DVD D
L67
ML M X0 -_ R
LP 2
*W C M 20 1 2 F 2 S -1 61 T 0 3
4
3
C6 3 0
DEL R544 for ME BUG
*1 0 p _5 0 V _ N P O _ 0 4
1 0u _ 6 . 3 V _ X5 R _0 6
0 . 1 u_ 1 0 V _ X 7R _ 04
0 . 1 u_ 1 0 V _ X 7R _ 04
P C IE _ RX P 1 _ CA R DR E A D E R
P C I E _ R X N 1_ C A R D R E A D E R
15
15
Ne ar Ca rdre a de r CO NN
Sheet 20 of 35
JMC261 CARD
READER/LAN
0 . 1 u_ 1 6 V _ Y 5 V _ 0 4
12 K _ 1 % _ 04
P C I E _ T X N 1 _ C A R D R E A D E R 15
P CIE _ T X P 1 _ CA R DR E A D E R 1 5
C ard Re ade r P owe r
V C C_ CA RD
J20091201
3 . 3V
Ne a r JMC 26 1 P ow er Pin
3 .3 V
R3 9 2
( >20mil)
C R 1 _ P C T LN
(> 20mil)
DV D D
P C IE _ CL K _ C A RD RE A DE R 1 8
P C I E _C L K _ C A R D R E A D E R # 1 8
C6 3 5
* 15 m i _l s h o rt _ 06
R 39 3
C6 3 6
3 .3 V
C 6 37
C 6 38
0 . 1 u_ 1 6 V _ Y 5 V _ 0 4
7 5 _1 % _ 0 4
0 . 1 u_ 1 6 V _ Y 5 V _ 0 4
C 6 39
0 . 1 u _ 16 V _ Y 5V _ 0 4
* 1 0u _ 6 . 3 V _ X5 R _0 6
0 . 1 u _ 16 V _ Y 5V _0 4
3 .3 V
Fo r J MC251/ 261
on ly
R3 9 4
4 . 7 K _ 04
S D _C D #
C6 4 0
R3 9 5
4 . 7 K _ 04
MS _I N S #
0. 1 u _ 1 6V _Y 5 V _ 04 1 0 U _ 1 0 V _ 08
C 64 1
DV D D
C 6 42
C 6 43
C 6 44
C 645
0 . 1 u _ 16 V _ Y 5V _ 0 4
0 . 1 u _ 16 V _ Y 5V _0 4
0 . 1 u _ 16 V _ Y 5V _0 4
* 1 0u _ 6 . 3 V _ X5 R _ 06
VCC _ CA R D
R N3 1
1 0 K _ 8P 4R _ 0 4
8
1
7
2
6
3
5
4
Ca rd Reader Connector
J20091201
S D _C D #
S D _W P
S D _B S
MD I O 13
W AK EN
D 39
A
* RB 7 5 1 V
C
R3 9 6
C R _ W A K E # 15
*1 0 m li _ s ho rt
J _ C A R D -R E V 1
SD
SD
SD
SD
P C IE _ W A KE # 4 ,1 6 ,2 5
3 .3 V
V C C_ CA RD
_ CD #
_ D2
_ D3
_ BS
S D _ CL K
C5 6 1
C 6 46
C 6 47
C 6 48
C 649
0 . 1 u_ 1 6 V _ Y 5 V _ 0 4
1 0 u _6 . 3 V _ X 5 R _ 0 6
0 . 1 u _ 16 V _ Y 5V _0 4
0 . 1 u _ 16 V _ Y 5V _0 4
0 . 1 u _ 16 V _ Y 5 V _0 4
L1 0
L A N_ M DIP 0
L A N_ M DIN 0
7
8
3 .3 V
4
5
C 6 50
C 6 51
C 6 52
C 653
L A N_ M DIP 1
L A N_ M DIN 1
1 0 u _6 . 3 V _ X 5 R _ 0 6
0 . 1 u _ 16 V _ Y 5V _0 4
0 . 1 u _ 16 V _ Y 5V _0 4
0 . 1 u _ 16 V _ Y 5 V _0 4
1
2
3
6
TD +
TD -
V C C_ CA RD
TX+
T X-
N C
N C
N C
N C
R D+
R D-
R X+
R X-
R D_ C T
T D _ CT
R X_ C T
T X_ C T
10
9
J _ RJ 4 5
ML MX 0 + _ R
ML MX 0 -_ R
12
13
16
15
14
11
M L MX 0 +
M L MX 0 M L MX 1 +
M L MX 1 -
1
2
3
6
D C_ N P
4
5
7
8
ML MX 1 + _ R
ML MX 1 -_ R
RX _ CT
TX _ C T
D D_ N P
C4 8 5
Plac e al l c ap ac itors cl os ed to c hip .
The su bs cript in eac h CAP inc icates the
pin numb er o f JMC251 /JMC 261 th at
should be c los ed t o.
DA+
DADB+
DB-
DC
DC
DD
DD
C5 5 9
sh i e l d
sh i e l d
GN D 1
GN D 2
+
+
-
0 . 1 u_ 1 6 V _ Y 5 V _ 0 4
S D _ D0
S D _ D1
SD _ W P
S D _ CL K
S D _ D3
M S _ INS #
S D _ D2
S D _ D0
S D _ D1
SD _ BS
P1
P2
P3
P4
P5
P6
P7
P8
P9
P1 0
P1 1
P1 2
P1 3
P1 4
P1 5
P1 6
P1 7
P1 8
P1 9
P2 0
P2 1
CD _ S D
DA T 2 _ S D
C D / D A T3 _ S D
CM D_ S D
VSS_ SD
VDD _ S D
CL K _ S D
VSS_ SD
DA T 0 _ S D
DA T 1 _ S D
W P_ SD
VSS_ M S
V C C _ MS
SCL K _ M S
D A T 3 _ MS
I N S _M S
D A T 2 _ MS
S D I O/ D A T 0_ M S
D A T 1 _ MS
B S _ MS
VSS_ M S
G ND
G ND
B.Schematic Diagrams
C6 2 6
Sw itch in g Reg ulat or
AC
D I O8
DIO 9
D I O1 0
DIO 1 1
D I O1 2
NC 10 0K
MDIO Sin gle
End = 50
Oh m
P2 2
P2 3
M D R 01 9 -C 0 -1 0 4 2
P J S -0 8 S L 3B
LF -H 8 0 P -1
R5 6
R 58
R2 7
R 24
7 5 _1 % _ 0 4
7 5 _ 1 %_ 0 4
7 5_ 1 % _ 0 4
7 5 _ 1 %_ 0 4
0. 1 u _ 1 0V _X 7 R _ 0 4
J20091201
C4 2 3
1 0 00 p _ 2K V _ X7 R _1 2 _ H 1 2 5
5 VS
3 .3 V
12 , 1 3 , 2 1, 22 , 2 3 , 2 4, 26 , 2 7
2, 1 2 , 1 3 , 1 5, 1 6 , 1 7 , 2 3, 2 4 , 2 5 , 30 , 3 1 , 3 2
JMC261 CARD READER/LAN B - 21
hexainf@hotmail.com
6
5
L A N _S D A
7
M
M
M
M
M
U 34
8
S D _D 3
SD_ B S
4. 7 K _ 0 4
S D_ W P
M DIO 7
4. 7 K _ 0 4
R3 8 5
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
R3 8 4
M DIO 0
M D I O1
M DIO 2
V DD IO
M D I O3
M DIO 4
M D I O5
GN D
MD I O6
M D I O7
V DD IO
M D I O8
M DIO 9
M D I O1 0
M DIO 1 1
MD I O 12
L A N _S C L
SD_ D 0
SD _ D1
S D _D 2
3 .3 V
Schematic Diagrams
AUDIO CODEC ALC272
CODEC ( ALC272-GR )
PIN25,PIN38 ‫ ٺ‬1ឍ 10uF/.1uF
D29
C
*SCS551V-30
A
L35
HCB1005KF-121T20
5V
5VS_AUD
C402
C403
.1U_16V_04
10u_10V_Y 5V_08
C394
C390
C594
.1U_16V_04
10u_10V_Y 5V_08
.1U_16V_04
.1U_16V_04
C571
.1U_16V_04
R341
22_04 AZ_SDIN0_R
SPDIFO
C611
BEEP
BEEP
R325
R332
C573
10K_04
1K_1%_04
.1U_16V_04
C569
5
6
8
10
11
47
22 EAPD_MODE
26
2
3
46
44
*.1U_16V_04
43
12
1u_6.3V_Y 5V_04
R245
R353
26 JD_SENSE_MIC
26
JD_SENSE
48
45
20K_1%_04
5.1K_1%_04
13
34
14
15
INT_MIC R240
1K_04
C376
C377
4.7u_6.3V_X5R_06
4.7u_6.3V_X5R_06
MIC2_L
MIC2_R
MIC2-VREFO
R246
R241
MIC1-L
MIC1-R
75_1%_04
75_1%_04
C380
C375
4.7u_6.3V_X5R_06
4.7u_6.3V_X5R_06
MIC1_L
MIC1_R
18
19
20
21
22
SDATA-OUT
BIT-CLK
SDATA-IN
SY NC
RESET#
EAPD
AUDG
VREF
MONO-OUT
DIGITAL
CPVEE
CBN
CBP
SPDIFO1
SPDIFO2
DMIC-CLK1/2
DMIC-CLK3/4
LOUT1-L
LOUT1-R
NC
PCBEEP-IN
LOUT2-L
LOUT2-R
Sense A(JD1)
Sense B(JD2)
ANALOG
MIC2-L
MIC2-R
MIC1-L
MIC1-R
HPOUT-L
HPOUT-R
LINE1-L
LINE1-R
LINE1-VREFO
MIC2-VREFO
LINE2-VREFO
C579
4.7u_25V_X5R_08
Very close to Audio Codec
AUDG
MIC1-VREFO
LINE2-L
LINE2-R
0.1u_50V_Y 5V_06
0.1u_50V_Y 5V_06
25
38
AVDD1
AVDD2
1
9
4
7
GPIO0/DMIC-DATA1/2
GPIO1/DMIC-DATA3/4
JDREF
26
42
26
26
16
17
DVDD
DVDD-IO
ALC_GPIO0
*22p_50V_NPO_04ALC_GPIO1
*10mil_short
Layout Note:
ALC_VREF
AVSS1
AVSS2
C587
15,24 AZ_SDOUT
15,24 AZ_BITCLK
15
AZ_SDIN0
15,24 AZ_SY NC
15,24
AZ_RST#
1u_6.3V_Y 5V_04
L63
C607
C608
10u_10V_Y 5V_08
AUDG
U30
27
28
MIC1-VREFO
37
31
30
29
C609
C610
35
36
FRONT-L
FRONT-R
D30
A
D31
A
C CH355PT
MIC1-VREFO-R
C CH355PT
MIC1-VREFO-L
2.2u_6.3V_X5R_04
2.2u_6.3V_X5R_04
AUDG
JDREF
AUDG
AUDG
HEADPHONE-L 26
HEADPHONE-R 26
NEAR CODEC
R249
C589
*680p_50V_X7R_04
*680p_50V_X7R_04
MIC2-VREFO
20K_1%_04
R139
AUDG
ALC272
4.7K_04
MIC1-R
C584
FRONT-L 22
FRONT-R 22
HEADPHONE-L
HEADPHONE-R
23
24
40
R348
4.7K_04
MIC1-L
39
41
33
32
R343
2.2K_04
J_INTMIC1
INT_MIC
1
2
C192
330p_50V_X7R_04
MIC2_L C388
MIC2_R C389
*0.1u_16V_Y 5V_04
*0.1u_16V_Y 5V_04
MIC1_L C382
MIC1_R C374
*0.1u_16V_Y 5V_04
*0.1u_16V_Y 5V_04
5VS
C404
AUDG
C572
Sheet 21 of 35
AUDIO CODEC
ALC272
C606
*.1U_16V_04
C397
DVSS1
DVSS2
B.Schematic Diagrams
3.3VS
L37
3.3VS_AUD
HCB1005KF-121T20
88266-02001_L
88266-2L
AUDG
Layout Note:
AUDG
Layout Note:
Very close to Audio Codec
Codec pin 1 ~ pin 11 and pin 44 ~ pin 48
are Digital signals.
The others are Analog signals.
PIN 13 ,PIN34 JD_SENSE
Ꮑ૞ሶၲ߻ַեឫ
B - 22 AUDIO CODEC ALC272
3.3VS
5V
5VS
6,9,10,11,12,13,14,15,16,17,18,19,20,22,23,25,26,27,29
25,26,29,30,31,32
12,13,20,22,23,24,26,27
Schematic Diagrams
AUDIO AMP TPA6017
AMP (TPA6017)
5VS_REAR
5VS
L62
C612
C613
C614
0.1u_16V_Y5V_04 *10u_6.3V_X5R_06 10u_10V_Y5V_08
FRONT-L
FRONT-L
21
FRONT-R
FRONT-R
C615
C616
1u_6.3V_X5R_04
1u_6.3V_X5R_04
LINLIN+
C617
C619
1u_6.3V_X5R_04
1u_6.3V_X5R_04
RI NRI N+
AUDG
AUDG
SPK_EN
AUDG
5VS
R360
R356
100K_04
*100K_04
R357
R361
100K_04
*100K_04
GAIN0
GAIN1
AUDG
Gain Settings
GAIN0 GAIN1 AV(inv)
0
0
6 dB
0
1
10 dB
1
0
15.6 dB
1
1
21.6 dB
U29
5
9 LI NLI N+
17 RIN7
RIN+
PVDD
PVDD
VDD
Th ermal Pad
21
LOUT+
LOUT-
19 SD#
2
ROUT+
3 GAIN0
GAIN1
ROUT1
11 GND
13 GND
BYPASS
20 GND
21 GND
EXPOSED PAD
NC
N7010
6
15
16
1
2 FCM1005KF-121T03 AUDG
1
2 FCM1005KF-121T03
C618 1000p_50V_X7R_04
4
SPKOUTL+
8
SPKOUTL-
L34
18
SPKOUTR+
SPKOUTR+ 26
14
SPKOUTR-
SPKOUTR- 26
10
AMP_BYPASS
12
*10u_10V_Y5V_08
L36
SPKOUTL+_R
SPKOUTL-_R
C396
R371
C393
180P_50V_NPO_04
*10mil_short
180P_50V_NPO_04
Sheet 22 of 35
AUDIO AMP
TPA6017
J_SPK1
2 1
J_SPKL1
1
2
85204-02001
PCBFootprint = 85204- 02R
C601
4. 7u_6. 3V_X5R_06
AUDG
INPUT IMPEDANCE
90 k
70 k
45 k
25 k
AUDG
B.Schematic Diagrams
C570
HCB1005KF-121T20
3.3VS
3.3VS
Low mute!
C620
*0.1u_16V_Y5V_04
R372
C621
100K_04
R374
*0_04
D38
C
*SCS355V
A
1
4
SPK_EN
2
19 KBC_MUTE#
18,23,25,27, 31,32 SUSB#
Delete
J20091125
U33
MC74VHC1G08DFT1G
Reserve
J20091125
3.3VS
5VS
6,9, 10,11,12,13,14,15,16, 17,18,19,20,21,23, 25, 26,27,29
12,13, 20,21,23,24,26,27
AUDIO AMP TPA6017 B - 23
hexainf@hotmail.com
21 EAPD_MODE
*.1U_16V_04
5
SB_MUTE#
*SCS355V
A
3
15
D32
C
Schematic Diagrams
SATA HDD, POWER GOOD & SW
POWER MANAGMENT
POWER GOOD & RESET
For NB control and Level shift
3. 3 V
R 17 9
3 .3 V
C2 5 4
R 17 7
*. 1 U _1 6 V _ 0 4
*4 . 7 K _ 0 4
32
R 1 64
* 10 K _ 0 4
3 . 3V
VCORE Power Good delay
3ms and Notice SB
31
* 1 0K _ 0 4
3 .3 V
U 11A
7 4 L VC0 8 PW
14
3 .3 V
14
3 .3 V
1
1 . 8 V _ P W R GD
3
Z 2 91 1
U1 1 B
7 4L V C 0 8P W
1 . 5 V _ P W R GD
6
R2 0 6
7
Q 15
* 2 N 7 0 02 W
Q 16
*2 N 7 00 2 W
U 10
* 74 A H C 1 G 08 G W
3 . 3V
R 1 80
1 0 0 K _ 04
14
E
3
Q 17
*D TC 1 14 E U A
1 0K _ 0 4
G
S
G
* 10 m i l _s h o rt -N M N P S B _ S U S C # 1 5
7
D
5
Z 2 9 08
2
B
S
8
7
Close to SIS968
R 16 8
*4 . 7 K _ 0 4
R1 8 1
* 10 m i l _s h o rt -N M N P
R1 7 2
* 10 m i l _s h o rt -N M N P
K BC_ S U S B# 1 9
S US B #
D
R 1 63
*1 0 0 K _ 04
15
Z 29 1 0
PS O N#
If n ee d PS ON #
th an u se d 10 0K
an d 0. 1U
3 . 3V
18 , 2 2 , 2 5, 27 , 3 1 , 3 2
C2 8 7
S B_ SUSB # 1 5
* . 1 U _ 1 6V _0 4
G
C 2 55
Q 18
*2 N 7 00 2 W
* . 1 U _ 1 6V _0 4
14
Sheet 23 of 35
SATA HDD,
POWER GOOD &
SW
Z 2 91 2
10
3 1 1 . 05 V S _P W R G D
3 .3 V
U 11C
7 4 L VC0 8 PW
9
6 , 2 9 D E L A Y _ P W R GD
S
C 2 57
11
S B _P C I R S T#
S0/S1
S3
S4/S5
S3AUXSW#
1
0
1
PSON#
0
1
1
SATA HDD
Z 2 9 0 9 R1 9 7
3 3_ 0 4
R2 0 3
3 3_ 0 4
R2 0 5
3 3_ 0 4
13
R 1 95
1 0 0 K _ 04
SIGNAL
U 11D
7 4 L VC0 8 PW
12
14
* . 1 U _ 1 6 V _0 4
7
B.Schematic Diagrams
C
Z2905
R1 8 3
1
4
D
R1 7 8
*0 _ 0 4
5 N B _ S 3 A UX S W #
Z 2 9 07
S B _P W R O K 1 3 , 15 , 1 9
5
K B C_ S U S C# 1 9
Z 2 90 6
All Power Good and
Notice SB
4
2
3 .3 V S
S A T A T XP 0_ R
S A T A T XN 0 _ R
C 5 60
C 5 55
. 0 1 U _ 1 6 V _X 7 R _0 4
. 0 1 U _ 1 6 V _X 7 R _0 4
S A T A R X N 0_ R
SA T ARXP 0 _ R
C 5 53
C 5 52
. 0 1 U _ 1 6 V _X 7 R _0 4
. 0 1 U _ 1 6 V _X 7 R _0 4
S A T A T XP 0 16
S A T A T XN 0 1 6
J_ S W 1
S A T A R X N 0 16
S AT ARX P0 1 6
1
2
3
4
5
6
7
8
9
10
3 .3 V S
C5 4 4
C 5 43
*. 0 1 U _ 1 6 V _ X7 R _0 4
* 1 0U _ 10 V _ 0 8
5 VS
Z 2 90 1
C5 4 0
C2 6 0
C5 3 9
C5 3 8
C2 6 1
*. 1 U _ 1 6 V _ 0 4
1 0U _ 10 V _ 0 8
*. 1 U _1 6 V _ 0 4
*1 U _1 0 V _ 0 6
1 0U _ 1 0V _ 0 8
9 1 90 7 -0 2 20 C
P IN GN D1 ~ 2 = G ND
B - 24 SATA HDD, POWER GOOD & SW
C2 9 2
+
*1 0 0 U _ 6 . 3 V _ B 2
C6 0 4
0. 0 1 u _ 50 V _ X 7 R _ 0 4
C6 0 5
0. 0 1 u _ 50 V _ X 7 R _ 0 4
20mil
M_ B T N #
W EB_ W W W #
W E B _ E M A IL #
L ID_ S W #
M _B T N #
32
W E B _W W W # 1 9
W E B _E M A I L # 1 9
L ID_ S W # 1 3 ,1 9
AP_ KEY
*5 0 50 0 -0 1 04 1 -0 0 1L
Z 2 90 2
Z 2 90 3
Z 2 90 4
N B _R S T # 6 , 1 1
3 .3 V
3 .3 V S
J_ H D D 1
P1
P2
P3
P4
P5
P6
P7
P8
P9
P1 0
P1 1
P1 2
P1 3
P1 4
P1 5
L P C _ R S T # 19 , 2 0 , 2 5
POWER SWITCH CONNECTER
Close to
connector
S1
S2
S3
S4
S5
S6
S7
P C I_ RS T # 2 5
AP_ KEY
32
J _ SW 3
1
2
3
4
5
6
7
8
3 .3 V
20mil
R 3 7 7 1 0 0 K _ 04
M_ B T N #
W EB_ W W W #
W E B_ EM AIL #
L ID_ S W #
W EB_ AP #
W E B_ AP # 1 9 ,3 2
8 8 29 6 -0 8 L
VIN
R 370
* 4 7K _0 4
VIN
3 . 3V
3 . 3V S
5 VS
1 2, 28 , 2 9 , 3 0, 3 1 , 3 2
2 , 1 2, 1 3 , 1 5 , 16 , 1 7 , 2 0 , 24 , 2 5 , 3 0, 31 , 3 2
6 , 9 , 10 , 1 1 , 1 2, 13 , 1 4 , 1 5, 1 6 , 1 7 , 1 8, 1 9 , 2 0 , 21 , 2 2 , 2 5, 26 , 2 7 , 2 9
1 2, 13 , 2 0 , 2 1, 2 2 , 2 4 , 2 6, 2 7
Schematic Diagrams
ODD, MDC, TP Conn, 3G
ODD
3G
S1
S2
S3
S4
S5
S6
S7
SATATXP1_R
SATATXN1_R
C508
C507
.01U_16V_X7R_04
.01U_16V_X7R_04
SATARXN1_R
SATARXP1_R
C505
C504
.01U_16V_X7R_04
.01U_16V_X7R_04
1
3
5
SATATXP1 16
SATATXN1 16
WAKE#
BT_DATA
BT_CHCLK
7
11
13
9
15
SATARXN1 16
SATARXP1 16
5VS
3.3V_0
1.5V_0
UIM_PWR
UIM_DATA
UIM_CLK
UIM_RESET
UIM_VPP
CLKREQ#
REFCLKREFCLK+
GND0
GND1
GND5
Z3002
2
6
8
10
12
14
16
C502
C501
C500
C499
.1U_16V_04
*.1U_16V_04
1U_10V_06
*10U_10V_08
21
27
29
C498
+
100U_6.3V_B2
19
5VS
R309
SATA_LED#
16,26 SATA_LED#
SATA_LED# 16,26
C549
C548
.1U_16V_04
10U_10V_08
GND6
GND7
GND8
GND9
GND10
GND11
PETn0
PETp0
PERn0
PERp0
17
19
37
39
41
43
45
47
49
51
3G_3.3V
*10K_04
GND2
GND3
GND4
35
23
25
31
33
3G_DET#
PIN GND1 ~4=GND
+
.1U_16V_04
W_DISABLE#
PERSET#
NC(SMB_CLK)
NC(SMB_DATA)
NC(USB_D-)
NC(USB_D+)
NC3
NC4
NC6
NC7
NC8
NC9
NC10
NC11
NC12
NC13
3.3VAUX
1.5V_1
1.5V_2
3.3V_1
NC(LED_WWAN#)
LED_WLAN#
NC(LED_WPAN#)
18
26
34
40
50
20
22
30
32
36
38
3G_EN
USB_PN4
USB_PP4
24
28
48
52
42
44
46
3G POWER
3.3V
R233
R239
3G_3.3V
C359
+
220U_4V_V
AO3415
D
C362
G
1u_6.3V_Y 5V_04
C369
10u_10V_Y5V_08
MDC CONN
Sheet 24 of 35
ODD, MDC, TP
Conn, 3G
*0_08
Q25
S
120mil
0_08
19
USB_PN4 16
USB_PP4 16
3G_3.3V
88910-5204
3G_3.3V
120mil
R226
C370
100K_04
0.1u_16V_Y5V_04
R224
AZ_SDOUT
R333
0_04
AZ_SY NC
AZ_SDIN1
AZ_RST#
R334
R335
R336
0_04 MAZ_SYNC
22_04 MAZ_SDIN1
0_04 MAZ_RST#
MAZ_SDOUT
J_MDC1
GND
RESERVED
Azalia_SDO
RESERVED
GND
3.3V Main/aux
Azalia_SY NC
GND
Azalia_SDI
GND
Azalia_RST#
Azalia_BCLK
2
4
6
8
10
12
Z4006
Z4007
11
2
1
3.3V
L60
10mil HCB1005KF-121T20
MAZ_BITCLK
88018-120G
J_MDC
12
W740S
20mil 3.3V
R320
0_04
19
Q23
MTN7002ZHS3
2N7002W
G
3G_PWR
C554
C556
.1U_10V_X7R_04
*22P_50V_04
AZ_BITCLK 15,21
SIM card
MUIM_CLK
MUIM_RST
MUIM_PWR
R326
R305
*4.7K_04
J_SIM1
*10mil_short-NMNP
Z3007
C3
C2
C1
C563
*22P_50V_04
TP CONN
10K_1%_04
D
1
3
5
7
9
11
R223
100K_04
S
15,21 AZ_SY NC
15
AZ_SDIN1
15,21 AZ_RST#
C275
4
KEY
Z3001
C18553-101
15,21 AZ_SDOUT
Change to B2 size
J20090725
3G_3.3V
MUIM_PWR
MUIM_DATA
MUIM_CLK
MUIM_RST
MUIM_VPP
B.Schematic Diagrams
P1
P2
P3
P4
P5
P6
J_3G1
LOCK
(TOP VIEW)
UIM_CLK
UIM_RST
UIM_PWR
UIM_DATA
UIM_VPP
UIM_GND
C7
C6
C5
Z3008
R306
*10mil_short-NMNP
C536
*22P_50V_04
OPEN
1770661-1
C535
*22P_50V_04
MUIM_DATA
MUIM_VPP
C537
*22P_50V_04
5VS_TP
R144
5VS
*20mil_short-NMNP
J_TP1
R142
R143
10K_04
10K_04
1
2
3
4
85201-04051
TP_DATA 19
TP_CLK
19
C194
C196
C197
1U_10V_06
47P_50V_04
47P_50V_04
Layoutழ
1. SIMհࢬ‫ॾڶ‬ᇆᒵ‫ף‬ษ(10mil)
2. ࢬ‫ॾڶ‬ᇆᒵհၴ‫ף‬GND
3. SIM hold ‫᧯ء‬؄ࡌ‫ף‬GND໮៥
4.SIM CONN ᔾ२ MINI CARD CONN
VDD3
3.3V
3.3VS
5V
5VS
13,16,19,25,26,27,28,30,32
2,12,13,15,16,17,20,23,25,30,31,32
6,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,25,26,27,29
21,25,26,29,30,31,32
12,13,20,21,22,23,26,27
ODD, MDC, TP Conn, 3G B - 25
hexainf@hotmail.com
J_ODD1
C288
220U_4V_V
20 mil
Close to
connector
Schematic Diagrams
NEW CARD, USB, MINI PCIE
3 .3 VS
NEW CARD
* . 1 U _ 1 6V _0 4
5
C 4 01
1
L P C _R S T #
4
2
3 .3 V
U 31
. 1 U _1 6 V _ 0 4
17
A U XI N
P E RS T #
3 .3 VS
C 3 99
C 4 00
A UX O UT
* . 1 U _ 1 6V _0 4
. 1 U _1 6 V _ 0 4
8
N C _ R S T#
3
C 5 85
3 .3 V O UT
J _ NE W 1
40 mil
N C_ 3 .3 V S
1 .5 VS
* . 1 U _ 1 6V _0 4
. 1 U _1 6 V _ 0 4
12
6
19
L P C_ R S T #
19 , 2 0 , 2 3 LP C _ R S T#
16
U S B _ OC #0
1
18 , 2 2 , 2 3, 2 7 , 3 1 , 32 S U S B #
R3 5 2
3 .3 V
*1 0 K _ 0 4
4
5
13
14
16
Sheet 25 of 35
NEW CARD, USB,
MINI PCIE
1 .5 V IN
1 .5 V O UT
C PPE#
CP U S B#
SY S RS T #
OC #
R CL K E N
S HD N#
GN D
GN D
*. 1 U _ 16 V _ 0 4
C 55 0
. 1 U _ 1 6 V _ 04
18
20
R 3 45
R 3 47
* 1 00 K _ 0 4
* 1 00 K _ 0 4
*. 1 U _ 16 V _ 0 4
C 54 1
. 1 U _ 1 6 V _ 04
R 3 49
R 3 55
* 1 0K _ 0 4
1 0 K_ 0 4
7
21
R 3 14
3 .3 V S
3 .3 V
C 3 68
C 3 66
+ 1 . 5V
+ 1 . 5V
17
4
11
16
CP P E #
CP US B#
W AKE #
CL K R EQ #
1 0 K_ 0 4
19
18
1 8 P C I E _ C LK _N E W
18 P C I E _ C LK _ N E W #
1 5 P C IE _ RX P 0 _ NE W _ C A RD
1 5 P C IE _ RX N0 _ NE W _ CA R D
1 5 P C I E _T X P 0 _ N E W _C A R D
1 5 P C I E _T X N 0_ N E W _ C A R D
+ 3 . 3V
+ 3 . 3V
9
10
N C_ C P P E #
N C_ C P US B #
PC IE_ W AKE #
4, 1 6 , 2 0 P C I E _W A K E #
1 8 N E W _C A R D _ C L K R E Q#
+ 3 . 3V A U X
14
15
C 54 2
10
9
ST BY #
NC
NC
NC
NC
NC
40 mil
N C_ 1 .5 V S
11
C 55 1
RE F CL K +
RE F CL K -
22
21
P C I E _ T XP 0_ N E W _ C A R D _ R 2 5
P C I E _ T XN 0 _ N E W _ C A R D _ R 2 4
. 1 U _ 1 0 V _ X 7R _ 04
. 1 U _ 1 0 V _ X 7R _ 04
PER p 0
PER n 0
PETp 0
PETn 0
P 2 2 3 1N F E 2
16
16
EN E P2 23 1N F E2 pi n1 ,8 ,9 ,1 0, 20 h as
in te rn al ly p ul le d hi gh ( 11 0~ 33 0K
oh m)
D2 7
A
15 P C I E _ P R S N T 0
16
C4 8 1
C 2 28
1 00 U _ 6. 3 V _ B 2
. 1U _ 16 V _ 0 4
N C_ C P P E #
* 10 m i l _s h o rt
L1 9
4
3
*W C M2 0 1 2 F 2 S -1 61 T 0 3
US B _ P P 5 _ R
US B _ P N5 _ R
2
U S B _ P N 5 _R
U S B _ P P 5 _R
3
V +
R 1 59
1
3
5
B T_ E N
7
11
13
9
15
D ATA_ L
C 1 0 7 7 0-1 0 4 A 3
21
27
29
19
4
4
4
4
60 mil
C 1 50
1 00 U _ 6. 3 V _ B 2
* . 1 U _ 1 6 V _0 4
U SB P ac ka ge c ha ng e
J 20 09 09 09
+
R 1 04
* 10 m i l _s h o rt
16
L1 2
US B _ P P 3 _ R
US B _ P N3 _ R
2
U S B _ P N 3 _R
U S B _ P P 3 _R
3
R 49
? ? ? ? ? ?
D ATA_ H
G ND
* 10 m i l _s h o rt
Z3 1 0 6
3 . 3V
?
D ATA_ L
C 1 0 7 7 0-1 0 4 A 3
3 .3 V
*1 0 m i _l s h ort
*1 0 m i _l s h ort
V +
4
R 1 03
R3 6 8
R3 6 9
J_ U S B 1
2
4
3
*W C M2 0 1 2 F 2 S -1 61 T 0 3
U S B _P N 3
W L A N _ D E T#
P E 0R X 0#
P E 0 RX 0
P E 0T X 0 #
P E 0 TX 0
19 8 0 P OR T _D E T #
19
3 IN 1
1
1
U S B _P P 3
C
R
R
G
G
LK R E Q #
E F CL K E F CL K +
ND 0
ND 1
3 .3 V _ 0
1 .5 V _ 0
UI M _ P W R
U I M_ D A T A
U I M_ C L K
UIM _ RE S E T
U I M_ V P P
G ND 5
Z3 1 0 9
Z3 1 1 0
V DD 3
35
23
25
31
33
17
19
37
39
41
43
45
47
49
51
G ND 2
G ND 3
G ND 4
G N D 11
PETn 0
PETp 0
PER n 0
PER p 0
N
N
N
N
N
N
N
N
N
N
C3
C4
C6
C7
C8
C9
C1 0
C1 1
C1 2
C1 3
G ND 6
G ND 7
G ND 8
G ND 9
G ND 1 0
W _ D I S A B LE #
PER SET#
N C (S M B _ C L K )
N C (S M B _ D A T A )
N C (U S B _ D -)
N C (U S B _ D +)
3 .3 VAU X
1 .5 V _ 1
1 .5 V _ 2
3 .3 V _ 1
N C (L E D _W W A N #)
L E D_ W L A N #
N C (L E D _ W P A N #)
US B _ O C# 2 6
5
6
100 mil
F L G# V O U T 1
60 mil
2
C 48
3
1 u _ 6 . 3V _Y 5 V _ 04
4
V IN1
V O UT 2
V IN2
V O UT 3
E N#
G ND
7
C4 7 5
C 72
8
*. 1 U _1 6 V _ 0 4
1 0 U_ 1 0 V _ 0 8
1
R T 9 7 15 B G S
3 0 , 3 1, 3 2 D D _ ON #
B - 26 NEW CARD, USB, MINI PCIE
6-0 2-0971 5-920
_ PW R
_ DA T A
_ CL K
_ RS T
_ VPP
3 .3 V
1. 5 V S
4
18
26
34
40
50
20
22
30
32
36
38
24
28
48
52
42
44
46
J 20 09 11 27
R4 0 0
0_04
B T_ D E T #
W L A N _E N
R4 0 1
* 0 _0 4
W D T _ E N 19
U S B _ P N 1 16
U S B _ P P 1 16
U S B _ P N1
U SB_ PP1
20 mil
40 mil 3 . 3 V
20 mil
13 , 1 9
W LA N _ E N 19 , 2 6
P C I _ R S T# 2 3
1 .5 V S
3 .3 V
8 0 CL K
1 . 5V S
3 . 3V
3 . 3V S
V DD 3
5V
US B V CC 3 5
5V
UIM
UIM
UIM
UIM
UIM
19
8 8 9 08 -5 2 0 4
1 0 K_ 0 4
U2 3
2
6
8
10
12
14
16
KEY
U S B _ V C C 3 5_ 2
C4 8 2
W AK E#
B T _ DA T A
B T _ CH CL K
D ATA_ H
G ND
* 10 m i l _s h o rt
0 _ 04
R 40 7
0 _ 04
R 22
1 0 K _ 04
M I N I _ C A R D _C L K R E Q #
3 .3 V S
1 8 MI N I _ C A R D _C L K R E Q #
1 8 P C I E _ C LK _M I N I #
1 8 P C I E _C L K _ MI N I
J_ U S B 2
2
20 mil
20 mil
J _ MI N I 1
R 23
4 , 1 6, 20 P C I E _ W A K E #
4
16
G N D1 ~ 4 = GN D
J 20 09 11 26
+
1
1
U S B _P N 5
1 3 5 80 1 5 1- 5
GN D 1
G N D 2G N D 1
G N D 3GN D 2
G ND 3
GN D 4
GN D 4
R 1 60
16
Z3102
Z3103
1
20
23
26
60 mil
1 3, 1 9 , 2 6
U S B _P P 5
GN D
GN D
GN D
GN D
S M B _ DA T A
S M B _ CL K
5
6
U S B _ V C C 3 5_ 2
H C B 1 6 0 8K F -1 21 T 2 5
R4 5
*5 6 0 K _ 04
16
RE S E RV E D
RE S E RV E D
27
28
MINI CARD
U S B V C C3 5
R4 6
*1 0 K _ 0 4
L54
U S B _ OC #2 6
R B 7 5 1V
S C S 7 5 1 V -4 0
C
N C
N C
US B _ D+
US B _ D-
8
7
9, 10 , 1 5 , 1 8 S _D A T
9, 10 , 1 5 , 1 8 S _C L K
USB PORT
3
2
U SB_ PP0
U SB _ P N0
U SB_ PP0
U S B _ P N0
GN D 1
G N D 2G N D 1
G N D 3GN D 2
G ND 3
GN D 4
GN D 4
B.Schematic Diagrams
C 5 80
C 5 81
PER ST#
12
6 -0 1- 74 108 -Q 61
3
13
N C_ P E R S T #
C 54 5
. 1 U _ 1 6 V _ 04
20 mil
N C_ 3 .3 V
2
3 .3 V IN
U3 2
7 4 A H C 1G 0 8 GW
15
3 .3 V
1 . 5V S
3. 3 V
C4 5 6
C4 8 4
C 20
C8 0
C 17
. 1U _ 16 V _ 0 4
*1 0 U _ 1 0V _0 8
. 1U _ 16 V _ 0 4
10 U _1 0 V _ 0 8
. 1 U _1 6 V _ 0 4
3 , 6 , 31
2 , 1 2, 1 3 , 1 5 , 16 , 1 7 , 2 0 , 23 , 2 4 , 3 0, 31 , 3 2
6 , 9 , 10 , 1 1 , 1 2, 13 , 1 4 , 1 5, 1 6 , 1 7 , 1 8, 1 9 , 2 0 , 21 , 2 2 , 2 3, 26 , 2 7 , 2 9
1 3, 16 , 1 9 , 2 6, 2 7 , 2 8 , 3 0, 3 2
2 1, 26 , 2 9 , 3 0, 3 1 , 3 2
Schematic Diagrams
LED, PC BEEP, CCD, Audio Conn
LED
V DD 3
VD D3
5 VS
5 VS
3 .3 V S
R2 5 2
R 25 3
R 6
R5
R 4
2 2 0_ 0 4
2 2 0 _0 4
47 0 _ 0 4
4 70 _ 0 4
2 2 0 _0 4
Z 32 0 1
Z 3 20 2
Z 3 2 09
Z3210
LE D _ A C I N #
L E D _ PW R# 1 9
1 3 , 1 9 , 25
C
E
E
L E D _ S C R OL L #
W L A N _E N 1 9 , 2 5
L E D _ S C R O L L# 1 9
Q2
D T C 1 1 4E U A
3 . 3V S
3 .3 V S
3 .3 VS
VD D3
R2
R2 5 5
R 3
R 1
R 25 4
2 20 _ 0 4
2 2 0 _0 4
2 2 0 _0 4
Z 3 22 2
2 2 0 _0 4
3
K P -20 1 2 S GC
R Y -S P 17 2 Y G 3 4
BAT CHARGE/FULL LED
C
K P -2 0 1 2S G C
R Y -S P 1 7 2 Y G 34
D2
CAPS LOCK
LED
K P -2 0 1 2S G C
R Y -S P 1 7 2 Y G 34
HDD/CD-ROM
LED
4
2
K P B -3 0 2 5Y S G C
R Y -S P 1 5 5H Y Y G4
D4
NUM LOCK
LED
C
Y
SG
1
D 3
D1 7
A
Z 3 20 6
A
Z 32 0 5
Z 3 22 1
A
Z32 20
C
2 2 0_ 0 4
1 9 L E D _ B A T _ C H G#
L E D _ N U M#
L E D _ B A T _F U L L # 19
L E D _ CA P #
LE D _ N U M# 1 9
PC BEEP
S A T A _ LE D #
L ED_ C AP # 1 9
S A T A _ L E D# 1 6 ,2 4
Audio/USB CONN
C 37 8
1U _ 10 V _ 0 6
19
5V
K B C _B E E P
BEEP
J _A U D I O1
21
2 1 MI C 1- R
2 1 MI C 1- L
C 38 1
1U _ 10 V _ 0 6
15
5V
H C B 1 0 05 K F -12 1 T 2 0
Z 4 00 2
5 V _ CC D
SECOND ID C ONN.
C4
C5
1U _ 6. 3V _ 0 4
1U _ 6. 3 V _ 0 4
Q3
A O3 4 09
D
S
2 1 H E A D P H ON E -R
2 1 H E A D P H ON E -L
2 1 J D _ S E N S E _ MI C
S P K RO UT
5V
CCD
L1
Sheet 26 of 35
LED, PC BEEP,
CCD, Audio Conn
2 1 J D_ S E N S E
1 6 U SB_ PN7
1 6 U SB_ PP7
2 2 S P K O UT R+
2 2 S P K O UT R-
M I C 1 -R
M I C 1 -L
H E A D P H O N E -R
H E A D P H O N E -L
J D _ S E N S E _ MI C
S P K _H P #
J D_ S E N S E
U SB _ PN7
U SB_ PP7
S P K OU TR +
S P K OU TR -
1
2
3
4
5
6
7
8
9
10
11
12
13
14
B.Schematic Diagrams
V DD 3
SCROLL
LOCK
LED
C
B
Q 1
D T C 1 14 E U A
K P -2 0 12 S G C
R Y -S P 1 7 2Y G3 4
Z3212
C
B
B T_ E N
D5
WLAN/BT LED
K P B -3 02 5 Y S GC
R Y -S P 15 5 H Y Y G4
4
2
Z 3 2 11
19
A
3
1
Y
SG
Y
4
2
AC IN/POWER ON LED
K P B -3 0 2 5Y S G C
R Y -S P 1 5 5H Y Y G4
D 1
SG
3
1
Z 3 21 8
D1 6
8 72 1 3 -1 4R
5 V _ CC D
40 mil
A U DG
V D D3
G
C2
1 U _ 6 . 3V _0 4
C 1
Z 4 00 3
. 1U _ 10 V _ X 7 R _ 0 4
R 11
C 7
C6
* 1 00 K _ 0 4
. 1U _ 16 V _ 0 4
1U _ 6. 3 V _ 0 4
J_CCD1
M R1
5
1 0 0K _0 4
J _ CC D1
Z4004
33 0 K _ 0 4
D
R 7
C C D _E N
CC D_ E N
Q 4
2 N 7 0 0 2W
G
S
* . 1 U _ 1 6 V _0 4
16
16
19
U SB_ PN6
U SB_ PP6
C CD _ DE T #
U S B _ P N6
U SB_ PP6
C C D _D E T #
1
2
3
4
5
8 5 20 5 -0 5 00 1 _ R
J _ SL ED1
1
2
3
4
5
6
7
8
20mil
LE D _ P W R #
LE D _ A C I N #
LE D _ B A T _ F U L L #
LE D _ B A T _ C H G#
L E D _P W R # 1 9
LE D _ A C I N # 1 9
L E D _B A T_ F U L L# 1 9
LE D _ B A T _ C H G# 1 9
3 . 3V S
5V
5 VS
V DD 3
6 , 9 , 10 , 1 1 , 1 2, 13 , 1 4 , 1 5, 1 6 , 1 7 , 1 8, 1 9 , 2 0 , 21 , 2 2 , 2 3, 25 , 2 7 , 2 9
2 1, 25 , 2 9 , 3 0, 3 1 , 3 2
1 2, 13 , 2 0 , 2 1, 2 2 , 2 3 , 2 4, 2 7
1 3, 16 , 1 9 , 2 5, 2 7 , 2 8 , 3 0, 3 2
* 88 2 9 6 -08 L
From EC default HI
LED, PC BEEP, CCD, Audio Conn B - 27
hexainf@hotmail.com
19
C6 4
1
Schematic Diagrams
SYSTEM POWER
1.2VS,1.5VS,1.8VS,3.3VS,5VS
SY S1 5 V
V DD 5
4A
PR 7 8
P Q5 4
M E 4 4 1 0A D -G
8
7
3
6
2
5
1
4
J20091203
5 VS
S Y S 1 5V
VD D3
4A
3A
P R 77
P C 1 76
PC1 7 8
PR 1 6 1
.1 U_ 1 6 V _ 0 4
10 U _ 1 0V _0 8
* 1 00 K _ 0 4
1 M_ 0 4
SY S1 5 V
1 .8 V
4A
PR 7 1
PC5 4
P C5 2
PR 8 0
.1 U_ 1 6 V_ 0 4
1 0 U _1 0 V _ 0 8
*1 0 0 K _ 0 4
S US B
PC 4 5
PC4 1
P R6 5
. 1 U _1 6 V _ 0 4
1 0U _ 1 0V _0 8
* 1 00 K _ 0 4
D
P Q 23
2 N7 0 0 2 W
G
1 .8 V S
P C 51
S USB
PQ 1 7
2 N 70 0 2 W
G
PC 4 8
. 0 1 U _ 5 0 V _ X7 R _ 04
.0 3 3 U_ 1 6 V _ 0 4
S
SU SB
J20091203
4A
Z 3 30 5
S
S
31
P Q1 4
M E 4 4 1 0 A D -G
8
7
3
6
2
5
1
4
1 M _0 4
D
D
PC 5 3
2 2 00 P _5 0 V _ 0 4
V DD 5
SY S1 5 V
1 .2 V
PR 7 5
3A
1 0 0K _ 04
PR 4 7
S US B
P C 1 28
PC1 2 9
P R1 2 8
. 1 U _1 6 V _ 0 4
1 0U _ 1 0V _0 8
* 1 00 K _ 0 4
Z 3 30 4
PR 7 6
SU SB
PQ 6
2 N 70 0 2 W
G
1 .2 V
1 .2 V S
7 ,3 1
4 ,7
1 .8 V
1 .8 V S
3 .3 V
3 .3 V S
5V
5 VS
5 , 7 , 9, 10 , 1 5 , 1 6 , 1 7, 31 , 3 2
4 , 5 , 6, 7, 1 1 , 1 2 , 1 4 , 1 5, 16 , 1 7 , 1 8
2 , 1 2, 1 3 , 1 5 , 1 6 , 1 7, 2 0 , 2 3 , 2 4 , 2 5, 30 , 3 1 , 3 2
6 , 9 , 10 , 1 1 , 1 2 , 1 3 , 14 , 1 5 , 1 6 , 1 7 , 1 8, 1 9 , 2 0 , 2 1 , 2 2, 2 3 , 2 5 , 2 6 , 2 9
2 1, 25 , 2 6 , 2 9 , 3 0, 31 , 3 2
1 2, 13 , 2 0 , 2 1 , 2 2, 23 , 2 4 , 2 6
VD D3
VD D5
SY S1 5 V
VIN
1 3, 16 , 1 9 , 2 5 , 2 6, 28 , 3 0 , 3 2
30
1 2, 30
1 2, 23 , 2 8 , 2 9 , 3 0, 31 , 3 2
PC 1 2 6
.0 1 U_ 5 0 V _ X 7 R_ 0 4
S
1 0 0 K _ 04
B - 28 SYSTEM POWER
1 .2 V S
3A
D
1 8, 2 2 , 2 3 , 2 5 , 3 1, 3 2 S U S B #
PQ 2 1
2 N7 0 0 2 W
G
J20091203
1 M _0 4
D
Sheet 27 of 35
SYSTEM POWER
P Q4 3
M E 4 4 1 0 A D -G
8
7
3
6
2
5
1
4
S
B.Schematic Diagrams
3. 3 V S
3A
Z3 302
PQ 2 4
2 N7 0 0 2 W
G
J20091203
1 M_ 0 4
Z 33 0 1
SU SB
PQ 2 2
M E 4 4 10 A D -G
8
7
3
6
2
5
1
4
Schematic Diagrams
AC_IN, CHARGER
VA
V IN
P Q2 6
ME 4 4 2 5
PR 8 2
PC 1 5
P C1 4
4 . 7 U _ 2 5 V _ 08
4 . 7 U _2 5 V _ 0 8
Z 3 4 33 3
PR8 5
PR9 7
* 1 0m i l _s h o rt
P C2 3
4
P R 11 2
*1 0 m i l_ s h o rt
1 0K _1 % _ 0 4
PQ 3 0 B
A P 69 0 1 GS M
PC 9 5
PC 8 8
P C9 4
PR8 4
2 00 K _ 1 % _ 04
. 1 U _5 0 V _ 0 6
4 .7 U_ 2 5 V_ 0 8
. 1 U _ 50 V _ 0 6
4. 7 U _ 25 V _ 0 8
P C2
10 K _ 0 8
0 . 0 2 _ 1 %_
B A 3T 2
P C9 6
PR1
. 1 U _ 50 V _ 0 6
3.2AP R 1 0 9
Z 3 4 05
4 . 7 U _ 2 5 V _ 08
P C1
.1 U_ 5 0 V _ 0 6
B AT
PL 5
4. 7 U H _ 6 . 8 *7 . 3 *3 . 5
7
Z3409
1 30 K _ 0 4
PC 5 6
P Q 30 A
A P 69 0 1 GS M
2
1
0 . 0 2 _ 1% _ 3 2
4 . 7U _ 2 5V _0 8
PR8 6
3
2
1
4
5
6
8
7
6
5
charge Current 3.2A
Charge Voltage 12.6V
Total Power 60W
PC 9 7
VA
PL 4
H C B 4 5 32 K F -8 00 T 6 0
Z3 4 01
1
2
G N D1
G N D2
PQ 3 1
M E 4 42 5
5
6
7
8
8
J _A C -J A C K 1
5 09 3 2 -0 0 30 1 -0 0 1
4
1
2
3
. 1 U _ 2 5 V _ X 7R _ 0 6
1U _ 2 5V _0 8
C
P D3
A
F M0 5 4 0 -N
Z 34 0 6
Z3 40 4
Z 3 40 3
Z3 40 7
Z3 40 8
VA
PQ 4
P R 28
3 0 0K _1 % _ 0 4
A O 3 40 9
D Z 34 2 6
S
BAT
Z3412
PR 3 3
B A T 1 _ V OL T 1 9
P R3 5
2 00 K _ 1 % _ 0 4
G
32
31
30
29
28
27
26
25
V CC
-I N C 1
+ INC 1
A CI N
A CO K
-I N E 3
A DJ 1
C O MP 1
1 K _ 1 % _0 4
P R 36
20 0 K _ 0 4
1 00 K _ 1 % _ 0 4
*0 _ 0 4
P R 22
*0 _ 0 4
PC1 3
. 1 U _ 5 0 V _ 06
P C9 0
P C 89
4. 7 U _ 25 V _ 0 8
4 . 7 U _ 2 5 V _0 8
TRERMAL PAD
Sheet 28 of 35
AC_IN, CHARGER
P C 7 8 . 1 U _5 0 V _ 0 6
V IN
C TL1
GN D
V RE F
R T
CS
AD J 3
B ATT
S GN D
24
23
22
21
20
19
18
17
33
C TL
P C7 4
. 1 U _5 0 V _ 0 6
Z3419
Z 3 4 2 0 P R 98
Z 3 4 2 1 P C 75
V OL T -S E L
3 9. 2 K _ 1 % _ 0 4
. 1 U _ 1 6 V _ 04
P C 87
. 1 U _ 5 0 V _ 06
S G ND 5
MB 3 9 A 1 3 2
PR 9 9
PR 1 0 7
1 K _ 1 % _ 04
2 0 0 K _ 1% _ 0 4
9
10
11
12
13
14
15
16
P R2 4
C TL2
CB
O UT - 1
LX
V B
O U T -2
P GN D
C EL L S
1
2
3
4
5
6
7
8
P R 21
VA
-I N E 1
OU T C 1
O UT C 2
+ INC 2
- INC 2
AD J 2
CO M P 2
C OM P 3
PU3
Z3410
Z 3 4 11
PC8 5
P C1 9
60 . 4 K _ 1 % _ 04
0. 1u _ 1 0 V _ X7 R _ 04
PC 2 4
0 . 0 1 U _ 5 0V _X 7 R _0 4
P R2 3
S G ND 5
SG ND 5
PR 3 1
PR 3 2
* 10 m i l _s h o rt
* 10 m i l _s h o rt
PC 7 9
* 22 P _ 5 0 V _ 0 4
PC 7 3
0_ 0 4
P R1 1 1
PR35 = 16.2K for
M760SU (Total Power
Limit: 83W)
D
Z3 4 27
G
P R 16 4
P R1 6 5
1 0 0 K _ 1% _ 0 4
1 0 2K _1 % _ 0 4
PQ 3
MT N 7 0 0 2 Z H S 3
PC7 6
PR1 0 5
2 2K _1 % _ 0 4
2 M _ 1% _ 0 4
V OL T -S E L
1 00 0 P _ 5 0 V _ 04
S
SY S5 V
PR 1 1 0
1 0 0 P _ 50 V _ 0 4
1 0 K _ 1 % _ 04
SG ND 5
P C8 0
1 0 0 0 P _ 50 V _ 0 4
D
PR2 9
SG ND 5
P R 16 6
PQ 5 7
P R 1 67
7 6 . 8K _1 % _ 0 4
G
0_04
S
S GN D 5
SG ND 5
V DD 3
V C H G -S E L 1 9
2 N 7 00 2 W
S G ND 5
B.Schematic Diagrams
PR8 3
10 0 K _ 0 4
Bttery Voltage:
9V~12.6V
S YS5 V
PM BAT 2
PR6 2
P R1 0 3
10 K _ 0 4
1 0 0 K_ 0 4
D
5
B T D -0 5 T I 1 G
PQ 2 8
SY S5 V
P R 1 08
1 0 0 K_ 0 4
Z3428
P C1 8
P C 17
PC 1 6
30 P _ 5 0 V _ 0 4
3 0P _5 0 V _ 0 4
3 0 P _ 5 0V _0 4
G
2 N 7 00 2 W
PM BAT 1
S
PQ 2 9
G
C HG _ EN
2 N 7 00 2 W
P J5
1m m
PR 2 0
1
2
3
4
* 15 m i l _s h o rt
2
19
S
2 0 0 K_ 0 4
1
P R6 0
5
S G ND 5
BAT
VIN
PC9 2
PC 9 1
. 1 U _ 5 0 V _ 06
. 1 U _5 0 V _ 0 6
P C9 3
. 1 U _5 0 V _ 0 6
PC 1 0 0
.1 U_ 5 0 V _ 0 6
P C1 0 1
P C9 9
P C 10 2
. 1U _ 5 0V _0 6
. 1U _ 5 0V _0 6
. 1 U _ 5 0 V _ 06
*B T D -0 5T I 1 G
V IN
1 2 , 2 3, 2 9 , 3 0 , 3 1, 32
S Y S 5V
V DD 3
J20090723
30
1 3 , 1 6, 1 9 , 2 5 , 2 6, 27 , 3 0 , 3 2
Reserve
AC_IN, CHARGER B - 29
hexainf@hotmail.com
PQ 1 0
2 N 70 0 2 W
G
1
2
3
4
H C B 1 00 5 K F -1 2 1 T 2 0
H C B 1 00 5 K F -1 2 1 T 2 0
H C B 1 00 5 K F -1 2 1 T 2 0
D
Z 3 4 29
S
VA
1 M _0 4
P L3
P L2
P L1
B A T _D E T
S MD _ B A T
S MC _ B A T
C TL
19
D
A C _ IN#
P R 63
19
19
19
Schematic Diagrams
VCORE
VI N
VCORE FOR PENRYN CPU
5V
VIN
PC 9
PC 1 1
P D1
1 0 0 0 P _ 50 V _0 4
F M0 5 4 0 -N
1 U_ 1 0 V _ 0 6
PR 8 8
VIN
C
1 0 _0 6
*1 0 m i l _s h o rt Z 3 50 1
S G ND 3
P R1 0 4
*1 5 m i _l s h o rt
Z 3 5 14
1 U _ 2 5V _ 08
PC 6 1
* 0 _0 4
D PR SL _ ST P
E N_ V C O RE
D PR SL
C4 ?
VPN 1
?
3 .3 V S
PR91 Del
2
3
1
A
3 3 0 u _ 2. 5V _ V _ A
P R 43
0_ 0 6
+
PC 1 0 7
+
+
3 3 0 u_ 2 . 5 V _ V _A
P C 11 1
*3 3 0 u _ 2. 5V _V _ A
+ PC 6 6
PC8 4
5
6
7
8
P C 86
*. 1 U _ 5 0V _ 06
*4 . 7 U _ 2 5V _0 8
*4 . 7 U _ 2 5V _0 8
1 5 u_ 2 5 V _ 6 . 3 *4 . 4 _ C
4
V C O R E _V R E F
7 .5 K_ 1 % _ 0 4
CS 2 P P C 5 8
T G2
BG 2
P Q3 3
I RF 7 4 1 3 Z P B F
. 0 1 5 U _5 0 V _ 0 6
PR 3 0
* 1 0 m li _ s h o rtZ 3 5 0 6
20A
PL 8
0 . 5 U H _ 1 0 * 10 * 4 . 1
PR 3 9
PD 8
PC 1 2
P C7 0
PD 2
PC 1 0
1 0 0 0 P _ 50 V _0 4
1U _ 2 5 V _ 0 8
F M 0 5 4 0 -N
1 U _ 10 V _0 6
4
4
10_06
Z 3 50 7
A
2
3
1
2
3
1
F M 5 82 2
PR 8 7
C
S GN D 3S G N D 3S G N D 3S G N D 3
5
6
7
8
5
6
7
8
5V
A
* 1 00 P _ 5 0 V _ 0 4
PC 6 3
5
6
7
8
5
6
7
8
2
3
1
PR 3
1 K _ 1 % _0 4
PC 9 8
S G ND 3
PR1 8
P R1 7
1 0 0 _ 1% _ 0 4
*1 0 0 P _ 5 0 V _ 0 4
* 10 0 P _ 5 0 V _ 0 4
PC 6 5
*1 0 0 P _ 5 0 V _ 0 4
PC 8
P C 77
0_ 0 6
5 6 0 u _ 2. 5V _ 6. 6* 6 . 6 *5 . 9
DR N2
3 .3 V S
33 0 u _ 2 . 5 V _ V _ A
P R 45
P C7 2
PR 1 2
*6 8 0 _ 0 4
PC 1 1 4
+
1 0 0 0 P_ 5 0 V_ 0 6
P Q3 7
I R F 7 8 32 Z T R P B F
VI N
2
3
1
Z3504
FB+
FBZ3505
D RPD RP+
P C1 1 6
+
Z3515
P C 25
1 0 0P _ 50 V _ 0 4
45
* 10 m i l _ sh o rt
1 0 _ 04
1 0 _ 04
* 10 m i l _ sh o rt
E - RC
PC 4
P R1 0 0
PR 9 3
PR 9 0
P R1 3
S C4 5 2
1 U _ 1 0V _ 06
P R1 0 1
1 K_ 0 4
6 ,2 3 DE L A Y _ P W RG D
3
VC C SEN SE
3
VSS SEN SE
2
PSI #
44
43
42
41
40
39
38
37
36
35
34
GN D
3 .3 V S
S GN D 3
TRERMAL PAD
15 0 0 P _ 5 0 V _ 0 4
6
5
4
3
2
1
0
P Q3 4
IR F 7 8 3 2 Z T RP B F
P C5 9
_ V ID
_ V ID
_ V ID
_ V ID
_ V ID
_ V ID
_ V ID
33
3 2 C S1 N
3 1 C S2 N
30
29 Z350 3
2 8 V CC A
27
2 6 DA C
2 5 VC _ SS
24
23
PC3
H
H
H
H
H
H
H
P R3 4
10_06
4
. 1 U _ 25 V _X 7 R _ 06
C S1 +
CS 1 CS 2 C S2 +
E R R OU T
V C CA
A GN D
D AC
SS
D R P+
D RP -
. 0 1 U _ 1 6 V _ X 7 R _0 4
10 0 0 P _ 5 0 V _ 0 4
3
3
3
3
3
3
3
CL K E N#
VR EF
HY S
CL S E T
VID 6
VID 5
VID 4
VID 3
VID 2
VID 1
VID 0
1 0 0 0 P _ 5 0V _ 04
PC 8 1
PR 2 5
1 3 0 K_ 1 % _ 0 4
1
V C O RE _ V RE F 2
V C O RE _ H Y S 3
V C O RE _ C L S E T 4
5
H_ V ID 6
H_ V ID 5
6
H_ V ID 4
7
H_ V ID 3
8
H_ V ID 2
9
H_ V ID 1
10
H_ V ID 0
11
PC 7
10 0 P _ 5 0 V _ 0 4
PR 2 6
1 3 0 K_ 1 % _ 0 4
4
PC 6 2
PC 6 0
22 0 K _ 1 % _ 0 4
PC 8 3
6 80 _ 0 4
V CO R E
40A
C S 2N
PR 1 0 6
PU 1
D PR SL
VPN 1
VIN 1
B ST 1
TG 1
DR N 1
B G1
V 5_ 1
EN
DP RS T P #
I SH
33 K _1 % _ 0 4
P R 10 2
P W RG D
VPN 2
V IN 2
B ST2
TG 2
DR N 2
B G2
V 5_ 2
PSI #
FB+
F B-
PR 2 7
CL K E N#
PD 6
F M 5 82 2
C S 1N
Sheet 29 of 35
VCORE
CL K E N#
12
VPN 2 1 3
14
15
16
17
18
19
20
21
22
18
10 0 P _ 5 0 V _ 0 4
33 0 U _ 2 5V
P L7
0 . 5 U H _ 1 0 * 10 * 4 . 1
20A
DR N1
B G1
IS H
PC 8 2
P C1 1 7
+
.0 1 5 U_ 5 0 V_ 0 6
T G1
close to IMVP6
+
P Q3 2
I RF 7 4 1 3 Z P B F
C
0_04
PR 1 9
*4 . 7 U _2 5 V _ 0 8
DR N1
* 1 5 m li _ s h o rt
V -R C 2
P Q3 5
I R F 7 83 2 Z T R P B F
V IN
B S T 2P R 9 5
*1 0 m i l _s h o rt
PQ 3 6
I RF 7 8 3 2 Z T RP B F
PC 2 8
1 0 0 0 P _ 5 0V _ 06
V C_ SS
S GN D 3
P C6 7
Z3516
*. 0 2 2 U _ 1 6 V _ X 7 R _ 0 4
D
Z3 511
P R 1 6 3 * 0 _ 04
PR T2
PR 9 1
1 0 K_ 0 4
DR P _ L 1 2
D
S
* 10 m i l _ sh o rt
PJ 1
1m m
Z 35 1 2 G
DR P +
4 7 K_ 0 4
DC R_ D R 2
PR 2
4 7 K_ 0 4
P Q2
2N 7 0 0 2 W
DR N 2
PR 4 1
PC 6
47 K _0 4
PR T1
PR 4 0
DR P _ L 2 2
PC 6 4
PR 6
6 8 0 P _ 5 0 V _ 04
9 .1 K _ 1 % _ 0 6
PR 8
. 0 3 3 U _1 6 V _ 0 4
2 8 K _ 1% _ 0 4
B - 30 VCORE
S G ND 3
47 K _0 4
PR 4
1 7 . 4 K _ 1 % _0 4
PQ 1
2 N 7 00 2 W
PR 5
. 0 3 3 U _1 6 V _ 0 4
DC R_ D R 1
2
P R1 0
PC 5
1 7 . 4 K _ 1 % _0 4
*1 0 K _ 0 4
G
1
D
V C O R E _ ON
PR 4 4
P R8 9
Z 35 1 3
P Q2 7
* A P 2 3 2 2 GN
G
1 0 0 K _ N T C _ 06
DR N 1
P R9
1 0 0 K_ 0 4
Z 3 50 9
C S1 N
2 8 K _ 1% _ 0 4
E N_ V CO RE
19
D P RS L
1
S
PR 4 6
5V
S
B.Schematic Diagrams
PR 7
P C2 1
*4 . 7 U _2 5 V _ 0 8
C
H _D P R S T P #
6 P M _D P R S L P V R
PC2 0
*. 1 U _5 0 V _ 0 6
P C7 1
4
Z 3 50 2
2 ,6
P C2 2
5
6
7
8
P C6 9
PR 1 6
7. 5 K _1 % _ 0 4
2
3
1
*0 _ 0 4
BS T1
PR 1 1
P R 15
P R9 4
P C5 7
+
1 5 u _ 2 5V _6 . 3 * 4 . 4 _C
* 1 5u _ 2 5 V _ 6 . 3 *4 . 4 _ C
A
1 0 0_ 1 % _ 0 4
V -R C 1
1
1 00 K _ N T C _ 0 6
C S2 N
DR P -
VI N
1 2 , 2 3 , 2 8, 30 , 3 1 , 3 2
5V
3 .3 VS
V C O RE
2 1 , 2 5 , 2 6, 30 , 3 1 , 3 2
6 , 9 , 1 0 , 1 1 , 1 2, 13 , 1 4 , 1 5 , 1 6 , 1 7 , 1 8, 1 9 , 2 0 , 2 1 , 2 2 , 2 3 , 25 , 2 6 , 2 7
3
Schematic Diagrams
VDD3, VDD5
V I N1
1 0 _0 6
P C1 6 6
2 . 2 u _ 6. 3V _Y 5 V _ 06
A
P R 14 2
PC1 6 2
P C 16 8
0 . 01 u _ 5 0V _X 7 R _0 4
Z 3 6 25
LG A T E 1
C
A
SY S5 V
P D 1 7 F M 05 4 0 -N
PD 1 3
F M0 5 4 0- N
P R 14 0
A
C
SY S1 0 V
I NT V C C2
1 0_ 0 6
P D 1 6 F M 05 4 0 -N
4 2 2 K _ 1% _ 0 6
P C1 7 1
C
1 0 0 0 p _5 0 V _ X 7 R _ 0 4
PR 1 4 4
SG ND 4
2 20 0 P _ 5 0 V _ 04
P C 17 2
0 . 01 u _ 5 0V _X 7 R _0 4
Z 36 2 6
PR6 7
C
A
P D 1 5 F M 05 4 0 -N
VI N
NC
V OU T
5
4
P L1 1
4 . 7U H _ 6 . 8 *7 . 3 * 3. 5
2
S Y S 5V
VDD 5
PJ 1 3
4A
1
2
5
6
7
Ra
5
6
7
P G ND
DL
11
12
13
14
1
4
L G ATE1
8
PQ 1 3
5m m
P R1 4 9
P C1 6 7
91 K _ 1 % _ 0 6
P 1 2 0 3B V
*2 2 0p _ 5 0 V _ N P O _ 04
Sheet 30 of 35
VDD3, VDD5
1
2
3
1 37 K _ 1 % _ 04
8
PQ 1 2
P 1 2 0 3B V
1
2
3
3
2
V DD P
R PSV
P G OO D
LX
PR1 5 9
15
PC 1 7 5
* 0 . 1u _ 5 0 V _ X 7 R _ 0 4
0 . 02 2 u _ 25 V _ X 7 R _ 06
PR1 5 4
1 5K _1 % _ 0 4
PR1 5 2
*1 0 0 K _ 04
Change source
J20091203
Rb
P C1 6 9
1 1 3 K _ 1% _ 0 4
PR1 5 6
P C 1 65
1 u _1 0 V _ 0 6
+
P R1 4 8
*3 3 0K _1 % _ 0 4
P C 1 53
P C1 5 5
0 . 1u _ 1 6 V _ Y 5 V _ 0 4
1 5 0 u_ 6 . 3 V _ V _ A
9. 76 K _ 1 % _ 06
P C1 5 9
1 u _ 1 0V _0 6
PR 6 6
S G ND 4
S G N D4
S G ND 4
S G N D4
SY S5 V
S GN D 4
*1 0 K _ 0 4
P NC 1
N C _0 6
J20091203
S G N D4
SYS5 V
I NT V C C2
PR1 3 6
15 m i l _s h o rt
PR 1 3 5
* 0 _0 6
S G ND 4
Vout=0.5V(1+Ra/Rb)
SY S5 V
Vout=0.75V(1+Ra/Rb)
E
VIN
4
P R 1 39
9
D D _O N
1
32
V CC
FB
D L
N.C
PQ 5 6
2 N7 0 0 2 W
D D _O N H
PC 1 7 7
PR1 6 2
. 1 U _ 16 V _ 0 4
20 0 K _ 0 4
1
2
3
VD D3
PL 1 2
4 . 7 U H _ 6 . 8* 7 . 3 *3 . 5
1
2
1
SY S3 V
1 00 K _ 0 4
PJ 1 1
5A
1
2
5m m
2
3
4
4
8
P Q4 9
P 12 0 3 B V
P C 15 2
+
P C 15 1
1 5 0u _ 6 . 3 V _ V _ A
17
PAD
P C 1 57
P C 1 61
0 . 1 u_ 1 6 V _ Y 5 V _ 0 4
J20091203
1 u _ 1 0V _0 6
5
6
D D_ O NH
P J 14
1m m
G
P R 16 0
P 12 0 3 B V
5
6
7
15
16
D H
LX
BST
V O UT
Rb
P R 14 5
N .C
14
PG D
7
* 1 0K _0 4
EN
8
2 . 9 4K _1 % _ 0 4 0. 0 1 u _ 50 V _ X 7 R _ 0 4
E N_ 3 V
4A
Power Plane
P R8 1
5V
4A
5V
P Q 25
2 N 7 0 0 2W
1
P C5 5
P R1 4 7
G
D D _O N #
G
22 0 0 P _ 5 0V _0 4
PJ 1 2
4 0 m il
D D _ ON #
P C 1 63
*. 1 U _ 1 0 V _ 0 4
2
S
*1 0 0K _0 4
S
P R 1 50
* 1 0K _0 4
* 10 K _ 0 4
Z3634
D
D
P Q4 7
2 N 7 00 2 W
P R1 5 7
1 0 0 K _ 04
Z 3 62 7
. 0 1 U _ 5 0 V _ X 7R _ 0 4
I N TV C C 2
PR 7 9
1M _ 0 4
1 00 K _ 0 4
Z3628
PC 1 5 0
P Q5 1
*2 N 7 0 0 2 W
G
Power Plane
P R1 3 3
1 M _0 4
P Q5 0
*2 N 70 0 2 W
G
D
VDD 5
D
SYS1 5 V
E N_ 5 V
J20091203
D
PR 1 3 4
3. 3 V
3A
P Q5 5
ME 4 4 1 0 A D -G
8
7
3
6
2
5
1
4
PQ 5 2
*2 N 7 00 2 W
G
VIN
VIN 1
S Y S 1 5V
1 2 , 2 3 , 28 , 2 9 , 3 1 , 32
32
1 2 ,2 7
3 .3 V
V D D3
5V
V D D5
SY S5 V
2 , 1 2 , 1 3, 1 5 , 1 6 , 1 7, 20 , 2 3 , 2 4 , 25 , 3 1 , 3 2
1 3 , 1 6 , 19 , 2 5 , 2 6 , 27 , 2 8 , 3 2
2 1 , 2 5 , 26 , 2 9 , 3 1 , 32
27
28
P M _ T H R MT R I P # 1 5
S
3A
J20091203
S
S Y S 1 5 V V DD 3
P Q4 8
M E 4 4 10 A D -G
8
7
3
6
2
5
1
4
S
0 . 0 1 u _5 0 V _ X 7 R _ 0 4
P C 15 6
19
PQ 5 3
CD T A 1 14 E U A
1
2
3
10
PC 1 5 4
0 . 1 u _ 25 V _ X 7 R _ 0 6
PU 8
S C 4 1 2A
G ND
11
R TN
P R1 4 1
*1 0 K _ 0 4
N.C
12
EN _ 3 V
13
*1 0 m li _ s h ort
S YS5 V
8
P Q1 1
P R 14 3
N.C
1 0K _1 % _ 0 4
4 . 7 u _2 5 V _ X 5 R _ 0 8
2
P C 16 4
1 0 0 p _5 0 V _ N P O_ 0 4
I LI M
1 0 K _ 1 % _0 4
4 . 7 u_ 2 5 V _ X 5R _ 0 8
S
5
6
7
15 K _ 1 % _ 04
P R 14 6
PC 4 3
D
A
PR 1 3 7
C
Ra
P R 1 38
P R 64
1 5 mi l _ s ho rt
P C 44
B
D D_ O N#
2 5 , 3 1 , 3 2 D D _O N #
PD 1 2
F M0 5 4 0 -N
VDD3, VDD5 B - 31
hexainf@hotmail.com
10 0 0 p _5 0 V _ X 7 R _0 4
PR 1 5 8
4
10
2 20 0 P _ 5 0 V _ 04
B.Schematic Diagrams
*1 0 K _ 0 4
1 0K _1 % _ 0 4
P R1 5 5
1 u _ 25 V _ 0 8
9
D H
SY S1 5 V
P C1 7 3
PC 4 0
4 . 7 u_ 2 5 V _ X 5 R _ 0 8
PC 1 7 0
PC1 7 4
P C 15 8
8
PC4 7
4 . 7 u_ 2 5 V _ X 5 R _ 0 8
IL IM
Rb
IN T VCC 2
7
BS T
E N/PS V
16
C
P D 1 4 F M 05 4 0 -N
+ P C 42
6
VL D O
SC418
A GN D
P C1 6 0
1u _ 2 5 V _ 08
PC 4 6
VIN
R T ON
18
17
PU9
0 . 1 u_ 5 0 V _ Y 5 V _ 0 6
E NL
19
E N _ 5V
V DD A
SG ND 4
20
A
1 5 u _ 25 V _ 6 . 3 *4 . 4 _ C
S G N D4
1
2 0 K _ 1 %_ 0 4
FB L
21
Ra
7 5K _ 0 6
FB
1 0K _ 0 4
PR 1 5 3
PAD
P R1 5 1
Schematic Diagrams
1.05VS,1.2V,1.5V
5V
PR114
15mil_
short
1.05VS
Vout=0.75V(1+Ra/Rb)
PC179
+
VIN
A
*330u_
2.5V_V_A
PD7
FM05
40-N
PC2
7
PC30
PC29
Ra
PC1
04
PR117
PR113
PR37
4.02K_1%_04
0_1%_04
C
5V
5
6
7
.1U_50V_064
.7
U_25V_08 4.7U_25V_08
15K_1%_04
4
9
2
S
DL
1
2
3
PL6
2.5UH_6.8*7
.3
*3.5
V1.05
1.05VS
PJ2
4A
1
2
2
5mm
5
6
7
15
14
1
6
DH
VCC
FB
3
4
4
17
PAD
8
PQ38
P1203BV
PC105
PC26
+
PC1
03
J20091203
0.1u_16V_Y5V_04
560U_2.5V_6.6*6.6*5.9
PC108
8
PR115
N.C
N.C
BST
VOUT
N.C
1mm
2N7002W
PGD
Rb
P1203BV
1
3.3V
1
u_10V_06
5
S
1
D
PC109
.1U_16
V_04
0
.0
1u_50V_X7R_
04
10K_1%_04
PR3
8
10
K_04
5V
23 1.05VS_PWRG
D
Sheet 31 of 35
1.05VS,1.2V,1.5V
PR118
15mil_short
VIN
A
Vout=0.75V(1+Ra/Rb)
PC113
Ra
PR119
15K_1%_04
PR120
PC122
AO4932
9
BST
VO
UT
VCC
N.C
FB
Rb
DL
PAD
7
PQ
41B
4
+ PC120
AO
4932
PC118
220u
_2.5V_
B_A
5
6
7
8
1u_
10V_
06
5V
PC1
06
1
.8
V
1.5A
10K_0
4
23 1.5V_PWRGD
PU6
5
9
7
VIN
VIN
POK
1U_10V_06
VCNTL
VOUT
470K_1%_04
G
SUSB
EN
1
PC1
25
27
PQ4
4
2N7002W
PC133
PC1
34
W74 0S
B - 32 1.05VS,1.2V,1.5V
1.5A
4
G
ND
PC130
PC13
1
PC132
10U_
10V_
08
10
U_10V_08
.1U_16V_04
82
P_50
V_0
4
VFB
2 Z372
2
PR1
27
17
.4
K_1%_
04
AX661
0
PR1
26
.033
U_16V_04 .1U_16
V_04
10
U_10V_08
19
.6
K_1%_06
J20091203
1.5VS
PJ8
3
mm
1
2
PC1
27
VOUT
8
Z372
1
D
PR124
V1
.5
6
3
5V
PC121
3
17
10K_1%_04
PR125
2
3
PC123
3.3V
1
5mm
0.01u
_50V_X7R_04
PR121
PJ7
3A
5
6
15
14
16
DH
PG
D
2
1.2V
V1.2
PL9
2.5UH_6.8*7.3*3.5
1
LX
4
10
.1U_16V_04
S
PQ42
2N7002W
PU5
SC412A
GND
PC124
G
RTN
D
11
N.C
13
EN
N.C
IL
IM
12
N.C
100K_04
25,30,32 DD_ON#
.1U_50V_06
4.7u_2
5V_X
5R_08
8
PC11
9
0.1u_
25V_X7R_06
0
_1%_04
PR12
3
PC115
PQ41A
PR122
6.8K_1%_04
100p_5
0V_NPO_04
5V
PC1
12
4
.7
u_25V_X5R_08
C
1
2
PD9
FM0540- N
S
B.Schematic Diagrams
10
2N70
02W
PJ6
LX
8
PQ39
1
2
3
PQ40
G
PQ5
G
18,22,23,25, 27
,3
2 SUSB#
EN
PU4
SC412A
GND
11
ILIM
13
D
12
RTN
100K_04
N.C
100K_04
PC110
0.1u_25V_X7R_06
100p
_50V_NPO_04
6
PR116
7
PR42
VIN
12,23,28,29,30,32
5V
3.3V
1.8V
21,25,26,29,30,32
2,12,13,15,16,17,20,23,24,25, 3
0, 3
2
5,7,9,10,15,16,17,27,32
1.5VS
1.2V
1.05VS
3,6,25
7,27
2,3,4,6,7,17
0.1u_16V_Y5V_04
Schematic Diagrams
1.8V/0.9VS
5V
PR131
1M_04
10_06
PR5
4
10
0K_0
4
PD11
V1
.8
FM0540-N
3
100P_50
V_04
2.49K_1%_04
1U_10V_06
1U_10V_06
Z3805
9
TON
24 Z3
811
VIN
FB
REF
10_06
812
23 Z3
DH
*.1U_
10V_
04
Z3806 10
1U_10V_06
.068U_10
V_0
4
PC145
PR59
*15mli_short
Z3808 14
15
1.5A
12
13
V1.8
PR132
PC149
PC148
20K_1%_04
4.7U_10
V_0
8
10U_10
V_0
8
PC144
+
PC32
PC34
1
*150U_4V_B2
10U_
10V_08
1U_10V_06
11
20
VTT
VTT
8A
PC31
VDDP2
VDDP2
+
FM5822
4
5V
VDDP1
PQ
46
IRF783
2ZT
RPBF
PC135
PC137
PC1
36
22
0u_4V_V_A
4.7U_
10V_08
.1U_16V_04
.01U_50V_X7R_04
VTTEN
PR5
6
VSSA
*15mil_short
1.8VEN
D
47K_04
G
1. 8
V
Sheet 32 of 35
1.8V/0.9VS
7 /2 4 pow e r PC 10 3 f rom
2 2 0U _4 V_ D2
c ha nge to 47 0 U_ 2. 5 V_ D3 .
A DD PC 1 90 4 . 7U _1 0 V_ 08 .
PC143
PQ7
2N70
02W
.1
U_16V_04
S
25,30
,3
1 DD_ON#
2
PC1
38
SC486
PR49
5V
PJ9
1
1U_10V_06
18
16
17
25
PGND1
PGND1
PGND2
PGND2
EN/PSV
VTT
EN
47K_04
VDD3
VIN
VA
VIN1
D
PR61
100K_04
PC36
PQ
16
AO3
409
S
PR74
PQ8
2N70
02W
.1
U_16V_04
PQ9
2N7002W
D
SCS140
P
C
PD5
Z3822 A
SCS140
P
C
10K_04
G
19
PWR_SW#
PQ1
8
2
N7002W
1
PR73
100K_04
PR72
2
0K_1
%_04
Z381
8
Z3817
WEB_AP# 19,23
PC4
9
.1U_
50V_06
Z3821
PR68
23
PQ15
DTA1
14EUA
Z3819
G
G
PR69
PC50
100K_04
.1U_50V_06
DD_ONH 30
Q
20
*2N700
2
D
D
100K_04
G
Q19
*2
N7002
G
S
PR70
Z3
820
S
C
PQ
20
2N7002W
S
E
VIN
D
PQ19
2N7002W
D
G
PJ3
1mm
2
G
S
18,22,23,25,27,31 SUSB#
G
S
D
Z3810
PD4
A
S
PR53
5V
D
1
3mm
S
2
V1.8
8mm
PD10
VSSA
B
PJ10
0.9VS
PL10
2
.5
UH_10
*10*5
19 Z3815
DL
4
PQ
45
IRF7413ZPBF
22 Z3814
LX
1U_10V_06
VSSA
4
Z3816
21 Z3813
ILIM
VCCA
PC147
1000P_50V_04
.1U_50V_06
5
6
7
8
PC38
PC141
4.7U_25V_08
B.Schematic Diagrams
PC39
5
PC1
40
4.7U_2
5V_0
8
PR130
6.8K_
1%_04
VTTS
Z3807
PC139
.1U_25
V_X7
R_06
PR48
*15mil_short
PC35
Z3809
PC142
10K_04
M_BTN#
AP_KEY
VIN1
VIN
5V
VDD3
3.3V
1.8V
0.9VS
2
3
30
12,23,28,29,30, 31
21,25,26,29,30, 31
13,16,19,25,26, 27
,2
8,30
2,12,13,15,16,17,20, 2
3, 2
4,25,30,31
5,7,9,10,15,16,17,27,31
10
1.8V/0.9VS B - 33
hexainf@hotmail.com
10K_1%_04
6
8
COMP
Rb
PR52
10_0
6
2
1.8V_PWRGD 23
PR129
823
*15mil_short Z3
BST
PR57
PR58
Z3802
Z3803
Z3804
7
PGD
VDDQ
S
C
PC14
6
5
6
7
8
Z3801
PC33
2
3
1
10_06
PR55
2
3
1
PR5
1
Ra
PC37
C
PU7
A
PR50
3.3V
A
VIN
Schematic Diagrams
CLICK BOARD
C C2
0.1u _10V_X7R _04
CC1
0. 1u_10 V_X7 R_0 4
C5VS
C 5VS
CG ND
1
2
3
4
CGN D
CJ_ TP2
C J_TP1
1
2
3
4
5
6
C TP_D ATA
C TP_C LK
852 01-04051
CTP_CLK
CTP_DATA
CTPBUTTON_ L
CTPBUTTON_ R
8 5201 -0605 1
CGN D
Sheet 33 of 35
CLICK BOARD
C SW1~ 2
2
1
4
3
LIFT
KEY
RIGHT
KEY
C SW1
TJG-533-S- T/R
CSW 2
TJG -533- S-T/R
2
4
1
3
CTPBU TTON _L
2
4
C GND
CGN D
CH 3
2
3
4
5
1
CH1
9
8
7
6
2
3
4
5
MTH 237 D91
C GND
B - 34 CLICK BOARD
CTPBUTTON_R
5
6
1
3
5
6
B.Schematic Diagrams
C GND
1
CH4
9
8
7
6
2
3
4
5
MTH2 37D 91
CGN D
CG ND
1
C H2
9
8
7
6
2
3
4
5
MTH23 7D9 1
C GND
CGN D
1
9
8
7
6
MTH237 D91
CG ND
C GND
CGN D
Schematic Diagrams
AUDIO/ USB/ RJ11 BOARD
RJ-11
USB PORT
A_USBVCC
A_5V
2
AC13
3
10u_10V_Y 5V_08
4
AU1
FLG# VOUT1
VIN1 VOUT2
VIN2 VOUT3
EN#
GND
AGND
BK1608HS121
BK1608HS121
Z4010 1
Z4011 2
85205-02001_L
85205-02L
AJ_RJ1
AR7
C10181-100A
AUSB_PP4
PIN G ND1~2= A G ND
AUSB_PN4
1
A_USBVCC2
AC11
100U_6.3V_B2
.1U_16V_04
1
2
AUSB_PP4_R
3
AJ_USB1
4
V+
Sheet 34 of 35
AUDIO/ USB/ RJ11
BOARD
DATA_L
DATA_H
GND
AUSB_PN4_R
4
3
*WCM2012F2S-161T03
AR6
AUSB_PN4_R
AUSB_PP4_R
2
AGND
60mils
*10mil_short
AL9
0.1u_16V_Y 5V_04
AGND AGND
AC16
AGND
TIP
RING
AC10
0.1u_16V_Y 5V_04
1
6-02-09715-920
A_USBVCC
AL10
HCB1608KF-121T25
RJ-11
AL1
AL2
AC9
8
C10770-104A3
*10mil_short
AGND
AGND
AUDIO JACK
AMIC_SENSE
AMIC1-R
AL4
FCM1005KF-121T03
Z4105
AMIC1-L
AL3
FCM1005KF-121T03
Z4106
Z4107
A_5V
AJ_AUDIO1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
AMIC1-R
AMIC1-L
AHEADPHONE-R
AHEADPHONE-L
AMIC_SENSE
ASPK_HP#
AHP_SENSE
AUSB_PN4
AUSB_PP4
ASPKOUTR+
ASPKOUTR-
AC5
AC6
100P_50V_04
100P_50V_04
5 AJ_MIC1
4
R
3
2
L
6
1
2SJ-S351-S30
MIC IN
3 4
5
BLACK
A_AUDG
AHP_SENSE
2
ASPK_HP#
AHEADPHONE-R
AHEADPHONE-L
AR3
AR2
Z4112 AL6
68_1%_04
Z4113 AL5
68_1%_04
FCM1005KF-121T03
Z4108
FCM1005KF-121T03
Z4109
87213-14L
A_AUDG AGND
AR4
AR1
AC7
AC8
*1K_04
*1K_04
100P_50V_04
100P_50V_04
1
6
5 AJ_HP1
4
R
3
2
L
6
1
2SJ-S351-S30
B.Schematic Diagrams
MODEM
AJ_MODEM1
Z4008
2
Z4009
1
7
RT9715BGS
+
J_MODEM1
2 1
60mils
6
GND1
GND2GND1
GND3GND2
GND4GND3
GND4
AGND
ႊፖࠡ‫ה‬ሿٙࢨᒵሁ
෣़ 2.5mm ‫א‬Ղ
A_USBVCC
5
60mils
HEADPHONE
BLACK
A_AUDG
ASPKOUTR+
AL8 1
2 FCM1005KF-121T03
AL7
FCM1005KF-121T03
1
2
ASPKOUTR-
AC12
1000p_50V_X7R_04
AC15
2
3
4
5
AH3
9
8
7
6
1
2
3
4
5
MTH276D111
AGND
AGND
AH1
9
8
7
6
1
MTH276D111
AGND
AGND
AGND
AC3
0.1u_16V_Y 5V_04
AC1
0.1u_16V_Y 5V_04
AC4
0.1u_16V_Y 5V_04
AC2
0.1u_16V_Y 5V_04
180p_50V_NPO_04
A_AUDG
AR5
AJ_SPKR1
J_SPK1
2 1
1
2
85204-02001
PCB Footprint = 85204-02R
180p_50V_NPO_04
*10mil_short
A_AUDG
AUDIO/ USB/ RJ11 BOARD B - 35
hexainf@hotmail.com
AH2
C52D52
ASPKOUTR+_R
ASPKOUTR-_R
AC14
Schematic Diagrams
POWER SWITCH & LID BOARD
POWER SW & LED & HOT KEY
S _ 3 .3 V
LID SWITCH IC
C
SD2
S _ 3 . 3V S
S _ 3 .3 V
S R2
S_ 3 .3 VS
1
1
2
3
4
5
6
7
8
S MG N D
S A P _ ON
S MG N D
S _V I N
* 5 05 0 0 -0 10 4 1 -0 01 L
20mil
20mil
VC C
S C2
2
O UT
S LI D _ S W #
S C1
MH -24 8
Z 4 30 1
10 0 p _ 50 V _ N P O_ 0 4
3
0 . 1u _ 1 6 V _ Y 5 V _ 0 4
SC6
S M_ B T N #
S W EB_ W W W #
S W E B _ E MA I L#
S LI D _ S W #
A
S M_ B T N #
SW EB_ W W W #
SW EB _ E M AIL #
S LI D _ S W #
GN D
2 20 _ 0 4
S J_ S W 2
S M GN D
S A P _ ON
S MG N D
*. 1 U _ 0 4
SD 1
L T S T -C 1 5 0 TB K T
S MG N D
S MG N D
S MG N D
S M GN D
SU1, SU2
3
8 8 2 96 -0 8 R
Sheet 35 of 35
POWER SWITCH &
LID BOARD
1
2
S M GN D
S _ V IN
HOT KEY
WEB_WWW#
SPW R _ SW 1
T JG -5 33 -S - T/ R
WEB_EMAIL#
S W W W _ SW 1
T J G -53 3 -S -T / R
2
4
S M _B TN #
1
3
1
3
SW EB_ W W W #
2
4
S MG N D
2
4
5
6
SC 3
0 . 1u _ 1 6V _Y 5 V _ 04
3
4
SAP_ SW 1
T JG -5 33 -S - T/ R
1
3
S W E B _E MA I L #
5
6
S C4
PSW1~8
AP_KEY#
SR3
*1 0 0K _0 4
S M A I L _S W 1
T JG -5 3 3-S -T/ R
2
4
0 . 1 u _1 6 V _ Y 5 V _ 0 4
SR4
0 _ 04
SR 5
* 4 7K _ 0 4
0 . 1 u_ 1 6 V _ Y 5 V _ 0 4
1
2
S M GN D
S MG N D
S MG N D
S M GN D
S M GN D
S M GN D
S MG N D
SM H1
2
3
4
5
S MH 3
9
8
7
6
1
2
3
4
5
M T H 2 3 7D 8 7
S MGN D
B - 36 POWER SWITCH & LID BOARD
SAP_ O N
SC 5
5
6
POWER BUTTON
1
3
S MG N D
1
S MH 4
9
8
7
6
2
3
4
5
M T H 2 3 7D 8 7
1
9
8
7
6
M T H2 3 7 D1 1 8
S MG N D
S MG N D
*B A V 99
AC
SU 1
S _ 3 . 3V
20mil
1 00 K _ 0 4
C
1
2
3
4
5
6
7
8
9
10
5
6
B.Schematic Diagrams
S J_ S W 1
SR 1
A
S_ 3 .3 VS
S _ 3 .3 V
POWER
SWITCH
LED
S M GN D
Download PDF
Similar pages