Sample &
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
TPS54332 3.5-A, 28-V, 1-MHz, Step-Down DC-DC Converter With Eco-Mode™
1 Features
3 Description
•
•
•
The TPS54332 is a 28-V, 3.5-A non-synchronous
buck converter that integrates a low-RDS(on) high-side
MOSFET. To increase efficiency at light loads, a
pulse-skipping Eco-Mode feature is automatically
activated. Furthermore, the 1-μA shutdown supply
current allows the device to be used in batterypowered applications. Current mode control with
internal slope compensation simplifies the external
compensation calculations and reduces component
count while allowing the use of ceramic output
capacitors. A resistor divider programs the hysteresis
of the input undervoltage lockout. An overvoltage
transient protection circuit limits voltage overshoots
during start-up and transient conditions. A cycle-bycycle current limit scheme, frequency foldback and
thermal shutdown protect the device and the load in
the event of an overload condition. The TPS54332 is
available in an 8-pin SOIC PowerPAD™ package.
1
•
•
•
•
•
•
•
•
•
3.5-V to 28-V Input Voltage Range
Adjustable Output Voltage Down to 0.8 V
Integrated 80-mΩ High-Side MOSFET Supports
up to 3.5-A Continuous Output Current
High Efficiency at Light Loads With a PulseSkipping Eco-Mode™
Fixed 1-MHz Switching Frequency
Typical 1-μA Shutdown Quiescent Current
Adjustable Slow-Start Limits Inrush Currents
Programmable UVLO Threshold
Overvoltage Transient Protection
Cycle-by-Cycle Current Limit, Frequency Foldback
and Thermal Shutdown Protection
Available in Thermally Enhanced 8-Pin SOIC
PowerPAD™ Package
Supported by WEBENCH™ Tool
(http://www.ti.com/lsds/ti/analog/webench/overvie
w.page)
•
•
PART NUMBER
TPS54332
PACKAGE
BODY SIZE (NOM)
SO PowerPAD (8)
4.90 mm × 3.90 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
2 Applications
•
Device Information(1)
Consumer Applications such as Set-Top Boxes,
CPE Equipment, LCD Displays, Peripherals, and
Battery Chargers
Industrial and Car Audio Power Supplies
5-V, 12-V and 24-V Distributed Power Systems
Simplified Schematic
Efficiency
100
Ren1
VO = 2.5 V
EN
VIN
Ren2
95
VIN
CI
VI = 5 V
90
VI = 12 V
CBOOT
BOOT
LO
VOUT
PH
SS
COMP
D1
CO
RO1
C1
CSS
C2
R3
Efficiency - %
TPS54332
85
80
75
VI = 15 V
70
65
VSENSE
GND
60
0
RO2
0.5
1
1.5
2
2.5
3
IO - Output Current - A
3.5
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
4
4
4
5
6
6
7
Absolute Maximum Ratings ......................................
Handling Ratings.......................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics ..........................................
Typical Characteristics: Characterization Curves .....
Typical Characteristics: Supplemental Application
Curves........................................................................
8
Detailed Description .............................................. 9
7.1 Overview ................................................................... 9
7.2 Functional Block Diagram ....................................... 10
7.3 Feature Description................................................. 10
7.4 Device Functional Modes........................................ 13
8
Application and Implementation ........................ 14
8.1 Application Information............................................ 14
8.2 Typical Application .................................................. 14
9 Power Supply Recommendations...................... 24
10 Layout................................................................... 24
10.1
10.2
10.3
10.4
Layout Guidelines .................................................
Layout Example ....................................................
Estimated Circuit Area ..........................................
Electromagnetic Interference (EMI)
Considerations .........................................................
24
25
25
25
11 Device and Documentation Support ................. 26
11.1
11.2
11.3
11.4
Device Support......................................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
26
26
26
26
12 Mechanical, Packaging, and Orderable
Information ........................................................... 26
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (Feburary 2013) to Revision C
•
Page
Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device
Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
section ................................................................................................................................................................................... 1
Changes from Revision A (January 2013) to Revision B
Page
•
Deleted Swift™ from the data sheet title ................................................................................................................................ 1
•
Deleted feature Item: For SWIFT™ Documentation, See the TI Website at www.ti.com/swift.............................................. 1
2
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
Changes from Original (March 2007) to Revision A
•
Page
Changed the ABSOLUTE MAXIMUM RATINGS table, Input Voltage - EN pin max value From: 5V to 6V.......................... 4
5 Pin Configuration and Functions
DDA PACKAGE
(TOP VIEW)
8
PH
7
GND
3
6
COMP
4
5
VSENSE
BOOT
1
VIN
2
EN
SS
PowerPAD
(Pin 9)
Pin Functions
PIN
I/O
DESCRIPTION
NAME
NO.
BOOT
1
O
A 0.1-μF bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor falls below the
minimum requirement, the high-side MOSFET is forced to switch off until the capacitor is refreshed.
VIN
2
I
Input supply voltage, 3.5 V to 28 V.
EN
3
I
Enable pin. Pull below 1.25 V to disable. Float to enable. Programming the input undervoltage lockout with two
resistors is recommended.
SS
4
I
Slow-start pin. An external capacitor connected to this pin sets the output rise time.
VSENS
E
5
I
Inverting node of the gm error amplifier.
COMP
6
O
Error amplifier output, and input to the PWM comparator. Connect frequency compensation components to this
pin.
GND
7
-
Ground.
PH
8
O
The source of the internal high-side power MOSFET.
PowerP
AD
9
-
GND pin must be connected to the exposed pad for proper operation.
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
3
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
Input Voltage
(1)
MIN
MAX
UNIT
VIN
–0.3
30
V
EN
–0.3
6
BOOT
Output Voltage
38
VSENSE
–0.3
3
COMP
–0.3
3
SS
–0.3
3
BOOT-PH
8
PH
Source Current
–0.6
30
PH (10 ns transient from ground to negative peak)
–5
EN
100
μA
BOOT
100
mA
10
μA
PH
9.25
A
VIN
9.25
A
COMP
100
μA
SS
200
VSENSE
Sink Current
Operating Junction
Temperature
(1)
V
–40
150
°C
Stresses beyond those listed under Absolute Maxmium Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 Handling Ratings
Tstg
Storage Temperature
Electrostatic Discharge
V(ESD)
(1)
(2)
MIN
MAX
–65
UNIT
150
°C
Human body model (HBM), per ANSI/ESDA/JEDEC JS001, all pins (1)
2
kV
Charged device model (CDM), per JEDEC specification
JESD22-C101, all pins (2)
500
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
Operating Input Voltage on (VIN pin)
3.5
28
V
Operating junction temperature, TJ
–40
150
°C
4
Submit Documentation Feedback
UNIT
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
6.4 Thermal Information
TPS54332
THERMAL METRIC (1)
HSOP
UNIT
8 PINS
RθJA
Junction-to-ambient thermal resistance
48.7
RθJC(top)
Junction-to-case (top) thermal resistance
52.4
RθJB
Junction-to-board thermal resistance
25.3
ψJT
Junction-to-top characterization parameter
8.4
ψJB
Junction-to-board characterization parameter
25.2
RθJC(bot)
Junction-to-case (bottom) thermal resistance
2.3
(1)
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
5
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
6.5 Electrical Characteristics
TJ = –40°C to 150°C, VIN = 3.5 V to 28 V (unless otherwise noted)
DESCRIPTION
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY VOLTAGE (VIN PIN)
Internal undervoltage lockout threshold
Rising and Falling
Shutdown supply current
EN = 0 V, VIN = 12 V, –40°C to 85°C
3.5
V
1
4
μA
Operating – non switching supply current
VSENSE = 0.85 V
82
120
μA
Enable threshold
Rising and Falling
1.25
1.35
Input current
Enable threshold – 50 mV
-1
μA
Input current
Enable threshold + 50 mV
-4
μA
ENABLE AND UVLO (EN PIN)
V
VOLTAGE REFERENCE
Voltage reference
0.772
0.8
0.828
BOOT-PH = 3 V, VIN = 3.5 V
115
200
BOOT-PH = 6 V, VIN = 12 V
80
150
V
HIGH-SIDE MOSFET
On resistance
mΩ
ERROR AMPLIFIER
Error amplifier transconductance (gm)
–2 μA < ICOMP < 2 μA, V(COMP) = 1 V
Error amplifier DC gain (1)
VSENSE = 0.8 V
800
μmhos
V/V
Error amplifier unity gain bandwidth (1)
5 pF capacitance from COMP to GND pins
2.7
MHz
Error amplifier source/sink current
V(COMP) = 1.0 V, 100-mV overdrive
±7
μA
Switch current to COMP transconductance
VIN = 12 V
12
A/V
160
mA
6.5
A
165
°C
92
PULSE-SKIPPING ECO-MODE
Pulse-skipping Eco-Mode switch current threshold
CURRENT LIMIT
Current limit threshold
VIN = 12 V
4.2
THERMAL SHUTDOWN
Thermal Shutdown
SLOW-START (SS PIN)
Charge current
V(SS) = 0.4 V
2
μA
SS to VSENSE matching
V(SS) = 0.4 V
10
mV
(1)
Specified by design
6.6 Switching Characteristics
PARAMETERS
TEST CONDITIONS
TPS54332 Switching Frequency
VIN = 12 V, 25°C
Minimum controllable on time
VIN = 12 V, 25°C
Maximum controllable duty ratio
(1)
6
(1)
BOOT-PH = 6 V
MIN
TYP
MAX
UNIT
800
1000
1200
kHz
110
135
ns
90%
93%
Specified by design
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
6.7 Typical Characteristics: Characterization Curves
8
120
VIN = 12 V
EN = 0 V
TJ = 150°C
Isd - Shutdown Current - mA
Rdson - On Resistance - mW
110
100
90
80
6
TJ = -40°C
4
2
TJ = 25°C
70
60
-50
-25
0
25
50
75
100
125
0
150
8
3
18
13
VI - Input Voltage - V
TJ - Junction Temperature - °C
Figure 1. On Resistance vs Junction Temperature
23
28
Figure 2. Shutdown Quiescent Current vs Input Voltage
1020
0.824
VIN = 12 V
VIN = 12 V
Vref - Voltage Reference - V
fsw - Oscillator Frequency - kHz
0.818
1010
1000
990
0.812
0.806
0.8
0.794
0.788
0.782
980
-50
-25
0
25
50
75
100
TJ - Junction Temperature - °C
125
0.776
-50
150
25
50
75
100
125
150
Figure 4. Voltage Reference vs Junction Temperature
14
Dmin - Minimum Controllable Duty Ratio - %
140
Tonmin - Minimum Controllable On Time - ns
0
TJ - Junction Temperature - °C
Figure 3. Switching Frequency vs Junction Temperature
VIN = 12 V
130
120
110
100
90
-50
-25
-25
0
25
50
75
100
TJ - Junction Temperature - °C
125
150
Figure 5. Minimum Controllable on Time vs Junction
Temperature
VIN = 12 V
13.5
13
12.5
12
11.5
11
10.5
10
9.5
9
-50
-25
0
25
50
75
100
TJ - Junction Temperature - °C
125
150
Figure 6. Minimum Controllable Duty Ratio vs Junction
Temperature
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
7
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
Typical Characteristics: Characterization Curves (continued)
7
2.1
TJ = 25°C
VIN = 12 V
6.5
Current Limit Threshold - A
ISS - SS Charge Current - mA
TJ = 150°C
2.05
2
1.95
6
5.5
TJ = -40°C
5
4.5
4
3.5
1.9
-50
3
-25
0
25
50
75
100
TJ - Junction Temperature - °C
125
3
150
8
13
18
VI - Input Voltage - V
23
28
Figure 8. Current Limit Threshold vs Input Voltage
Figure 7. SS Charge Current vs Junction Temperature
3.75
30
3.25
25
VO - Output Voltage - V
VO - Output Voltage - V
6.8 Typical Characteristics: Supplemental Application Curves
2.75
IO = 3.5 A
2.25
1.75
IO = 3.5 A
15
10
5
1.25
0
0.75
3
8
18
13
VI - Input Voltage - V
23
28
Figure 9. Typical Minimum Output Voltage vs Input Voltage
8
20
3
8
13
18
VI - Input Voltage - V
23
28
Figure 10. Typical Maximum Output Voltage vs Input
Voltage
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
7 Detailed Description
7.1 Overview
The TPS54332 is a 28-V, 3.5-A, step-down (buck) converter with an integrated high-side, N-channel MOSFET.
To improve performance during line and load transients, the device implements a constant-frequency, current
mode control, which reduces output capacitance and simplifies external frequency compensation design. The
TPS54332 has a pre-set switching frequency of 1 MHz.
The TPS54332 needs a minimum input voltage of 3.5 V to operate normally. The EN pin has an internal pullup
current source that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external
resistors. In addition, the pullup current provides a default condition when the EN pin is floating for the device to
operate. The operating current is 82 μA typically when not switching and under no load. When the device is
disabled, the supply current is 1 μA typically.
The integrated 80-mΩ high-side MOSFET allows for high-efficiency power supply designs with continuous output
currents up to 3.5 A.
The TPS54332 reduces the external component count by integrating the boot recharge diode. The bias voltage
for the integrated high-side MOSFET is supplied by an external capacitor on the BOOT to PH pin. The boot
capacitor voltage is monitored by an UVLO circuit and will turn the high-side MOSFET off when the voltage falls
below a preset threshold of 2.1 V typically. The output voltage can be stepped down to as low as the reference
voltage.
By adding an external capacitor, the slow-start time of the TPS54332 can be adjustable which enables flexible
output filter selection.
To improve the efficiency at light load conditions, the TPS54332 enters a special pulse-skipping Eco-Mode when
the peak inductor current drops below 160 mA typically.
The frequency foldback reduces the switching frequency during start-up and over current conditions to help
control the inductor current. The thermal shutdown gives the additional protection under fault conditions.
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
9
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
7.2 Functional Block Diagram
EN
VIN
165 C
Thermal
Shutdown
1 mA
3 mA
Shutdown
Shutdown
Logic
1.25 V
Enable
Threshold
Enable
Comparator
Boot
Charge
™
ECO-MODE
Minimum Clamp
Boot
UVLO
BOOT
2.1V
Error
Amplifier
VSENSE
2 mA
PWM
Comparator
Gate
Drive
Logic
gm = 92 mA/V
DC gain = 800 V/V
BW = 2.7 MHz
Voltage
Reference
SS
2 kW
0.8 V
S
Shutdown
PWM
Latch
12 A/V
Current
Sense
R
80 mW
Q
S
Slope
Compensation
PH
Discharge
Logic
VSENSE
Frequency
Shift
Oscillator
GND
COMP
Maximum
Clamp
7.3 Feature Description
7.3.1 Fixed Frequency PWM Control
The TPS54332 uses a fixed-frequency, peak-current mode control. The internal switching frequency of the
TPS54332 is fixed at 1 MHz.
7.3.2 Voltage Reference (Vref)
The voltage reference system produces a ±2% initial accuracy voltage reference (±3.5% over temperature) by
scaling the output of a temperature stable band-gap circuit. The typical voltage reference is designed at 0.8 V.
7.3.3 Bootstrap Voltage (BOOT)
The TPS54332 has an integrated boot regulator and requires a 0.1-μF ceramic capacitor between the BOOT and
PH pin to provide the gate drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R or X5R
grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve
dropout, the TPS54332 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is
greater than 2.1 V typically.
7.3.4 Enable and Adjustable Input Undervoltage Lockout (VIN UVLO)
The EN pin has an internal pullup current source that provides the default condition of the TPS54332 operating
when the EN pin floats.
10
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
Feature Description (continued)
The TPS54332 is disabled when the VIN pin voltage falls below internal VIN UVLO threshold. TI recommends
using an external VIN UVLO to add Hysteresis unless VIN is greater than (VOUT + 2 V). To adjust the VIN UVLO
with Hysteresis, use the external circuitry connected to the EN pin as shown in Figure 11. Once the EN pin
voltage exceeds 1.25 V, an additional 3 μA of hysteresis is added. Use Equation 1 and Equation 2 to calculate
the resistor values needed for the desired VIN UVLO threshold voltages. The VSTART is the input start threshold
voltage, the VSTOP is the input stop threshold voltage and the VEN is the enable threshold voltage of 1.25 V. The
VSTOP should always be greater than 3.5 V.
TPS54332
VIN
Ren1
1 mA
3 mA
+
EN
Ren2
1.25 V
-
Figure 11. Adjustable Input Undervoltage Lockout
Ren1 =
VSTART - VSTOP
3 mA
(1)
VEN
Ren2 =
VSTART - VEN
+ 1 mA
Ren1
(2)
7.3.5 Programmable Slow-Start Using SS Pin
TI highly recommends programing the slow-start time externally because no slow-start time is implemented
internally. The TPS54332 effectively uses the lower voltage of the internal voltage reference or the SS pin
voltage as the power supply’s reference voltage fed into the error amplifier and will regulate the output
accordingly. A capacitor (CSS) on the SS pin-to-ground implements a slow-start time. The TPS54332 has an
internal pullup current source of 2 μA that charges the external slow-start capacitor. The equation for the slowstart time (10% to 90%) is shown in Equation 3 . The Vref is 0.8V and the ISS current is 2 μA.
CSS (nF ) ´ Vref (V )
TSS (ms ) =
ISS (mA )
(3)
The slow-start time should be set between 1 ms to 10 ms to ensure good start-up behavior. The slow-start
capacitor should be no more than 27 nF.
If during normal operation, the input voltage drops below the VIN UVLO threshold, or the EN pin is pulled below
1.25 V, or a thermal shutdown event occurs, the TPS54332 stops switching.
7.3.6 Error Amplifier
The TPS54332 has a transconductance amplifier for the error amplifier. The error amplifier compares the
VSENSE voltage to the internal effective voltage reference presented at the input of the error amplifier. The
transconductance of the error amplifier is 92 μA/V during normal operation. Frequency compensation
components are connected between the COMP pin and ground.
7.3.7 Slope Compensation
In order to prevent the sub-harmonic oscillations when operating the device at duty cycles greater than 50%, the
TPS54332 adds a built-in slope compensation which is a compensating ramp to the switch current signal.
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
11
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
Feature Description (continued)
7.3.8 Current Mode Compensation Design
To simplify design efforts using the TPS54332, the typical designs for common applications are listed in Table 1.
For designs using ceramic output capacitors, proper derating of ceramic output capacitance is recommended
when doing the stability analysis. This is because the actual ceramic capacitance drops considerably from the
nominal value when the applied voltage increases. Advanced users may refer to the Detailed Design Procedure
in the Application and Implementation section for the detailed guidelines, or use the WEBENCH tool
(http://www.ti.com/lsds/ti/analog/webench/overview.page).
Table 1. Typical Designs (Referring to Simplified Schematic on Page 1)
VIN
(V)
VOUT
(V)
Fsw
(kHz)
Lo
(μH)
Co
RO1
(kΩ)
RO2
(kΩ)
C2
(pF)
12
5
1000
12
3.3
1000
12
5
12
3.3
C1
(pF)
R3
(kΩ)
3.3
Ceramic 22-μF
10
1.91
2.7
Ceramic 22-μF x 2
10
3.24
18
470
24.9
18
1800
39.2
1000
3.3
Aluminum 330-μF / 160-mohm
10
1.91
22
47
10
1000
2.7
Aluminum 330-μF / 160-mohm
10
3.24
39
100
29.4
7.3.9 Overcurrent Protection and Frequency Shift
The TPS54332 implements current mode control that uses the COMP pin voltage to turn off the high-side
MOSFET on a cycle-by-cycle basis. Every cycle, the switch current and the COMP pin voltage are compared;
when the peak inductor current intersects the COMP pin voltage, the high-side switch is turned off. During
overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high,
causing the switch current to increase. The COMP pin has a maximum clamp internally, which limit the output
current.
The TPS54332 provides robust protection during short circuits. There is potential for overcurrent runaway in the
output inductor during a short circuit at the output. The TPS54332 solves this issue by increasing the off-time
during short circuit conditions by lowering the switching frequency. The switching frequency is divided by 8, 4, 2,
and 1 as the voltage ramps from 0 V to 0.8 V on VSENSE pin. The relationship between the switching frequency
and the VSENSE pin voltage is shown in Table 2.
Table 2. Switching Frequency Conditions
SWITCHING FREQUENCY
VSENSE PIN VOLTAGE
1 MHz
VSENSE ≥ 0.6 V
1 MHz / 2
0.6 V > VSENSE ≥ 0.4 V
1 MHz / 4
0.4 V > VSENSE ≥ 0.2 V
1 MHz / 8
0.2 V > VSENSE
7.3.10 Overvoltage Transient Protection
The TPS54332 incorporates an overvoltage transient protection (OVTP) circuit to minimize output voltage
overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an
overvoltage comparator to compare the VSENSE pin voltage and internal thresholds. When the VSENSE pin
voltage goes above 109% × Vref, the high-side MOSFET will be forced off. When the VSENSE pin voltage falls
below 107% × Vref, the high-side MOSFET will be enabled again.
7.3.11 Thermal Shutdown
The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 165°C.
The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal
trip threshold. Once the die temperature decreases below 165°C, the device reinitiates the power-up sequence.
12
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
7.4 Device Functional Modes
7.4.1 Operation With VIN < 3.5 V
The device is recommended to operate with input voltages above 3.5 V. The typical VIN UVLO threshold is not
specified and the device may operate at input voltages down to the UVLO voltage. At input voltages below the
actual UVLO voltage, the device will not switch. If EN is externally pulled up or left floating, when VIN passes the
UVLO threshold the device will become active. Switching will commenced when the soft-start sequence is
initiated.
7.4.2 Operation With EN Control
The enable threshold voltage is 1.25 V typical. With EN held below that voltage the device is disabled and
switching is inhibited even if VIN is above its UVLO threshold. The IC quiescent current is reduced in this state. If
the EN voltage is increased above the threshold while VIN is above its UVLO threshold, the device becomes
active. Switching is enabled, and the slow-start sequence is initiated.
7.4.3 Eco-Mode
The device is designed to operate in pulse-skipping Eco-Mode at light-load currents to boost light-load efficiency.
When the peak inductor current is lower than pulse skip threshold, the COMP pin voltage falls to 0.5 V (typical)
and the device enters Eco-Mode . When the device is in Eco-Mode, the COMP pin voltage is clamped at 0.5 V
internally which prevents the high-side integrated MOSFET from switching. The peak inductor current must rise
above 160 mA for the COMP pin voltage to rise above 0.5 V and exit Eco-Mode. Because the integrated current
comparator catches the peak inductor current only, the average load current entering Eco-Mode varies with the
applications and external output filters.
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
13
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TPS54332 is typically used as step down converters, which convert a voltage from 3.5 V - 28 V to a lower
voltage. WEBENCH software is available to aid in the design and analysis of circuits.
TPS54231
TPS54232
TPS54233
TPS54331
TPS54332
IO(Max)
2A
2A
2A
3A
3.5 A
Input Voltage Range
3.5 V - 28 V
3.5 V - 28 V
3.5 V - 28 V
3.5 V - 28 V
3.5 V - 28 V
Switching Freq. (Typ)
570 kHz
1000 kHz
285 kHz
570 kHz
1000 kHz
Switch Current Limit (Min)
2.3 A
2.3 A
2.3 A
3.5 A
4.2 A
Pin/Package
8/SOIC
8/SOIC
8/SOIC
8/SOIC
8/SO PowerPAD™
8.2 Typical Application
Figure 12. Typical Application Schematic
8.2.1 Design Requirements
For this design example, use the following as the input parameters:
14
DESIGN PARAMETER
EXAMPLE VALUE
Input voltage range
5 V to 15 V
Output voltage
2.5 V
Input ripple voltage
200 mV
Output ripple voltage
20 mV
Output current rating
3.5 A
Operating Frequency
1 MHz
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
8.2.2 Detailed Design Procedure
The following design procedure can be used to select component values for the TPS54332. Alternately, the
WEBENCH Tool may be used to generate a complete design. The WEBENCH Tool uses an iterative design
procedure and accesses a comprehensive database of components when generating a design. This section
presents a simplified discussion of the design process.
8.2.2.1 Switching Frequency
The switching frequency for the TPS54332 is fixed at 1 MHz.
8.2.2.2 Output Voltage Set Point
The output voltage of the TPS54332 is externally adjustable using a resistor divider network. In the application
circuit of Figure 12, this divider network is comprised of R5 and R6. The relationship of the output voltage to the
resistor divider is given by Equation 4 and Equation 5.
R5 ´ VREF
R6 =
VOUT - VREF
(4)
é R5 ù
VOUT = VREF ´ ê
+1ú
ë R6 û
(5)
Choose R5 to be approximately 10 kΩ. Slightly increasing or decreasing R5 can result in closer output voltage
matching when using standard value resistors. In this design, R4 = 10.2 kΩ and R = 4.75 kΩ, resulting in a 2.5-V
output voltage.
8.2.2.3 Input Capacitors
The TPS54332 requires an input decoupling capacitor and depending on the application, a bulk-input capacitor.
The typical recommended value for the decoupling capacitor is 10 μF. A high-quality ceramic type X5R or X7R is
recommended. The voltage rating should be greater than the maximum input voltage. A smaller value may be
used as long as all other requirements are met; however 10 μF has been shown to work well in a wide variety of
circuits. Additionally, some bulk capacitance may be needed, especially if the TPS54332 circuit is not located
within about 2 inches from the input voltage source. The value for this capacitor is not critical but should be rated
to handle the maximum input voltage including ripple voltage, and should filter the output so that input ripple
voltage is acceptable. For this design, a single 10-μF capacitor is used for the input decoupling capacitor. It is
X5R dielectric rated for 25 V. The equivalent series resistance (ESR) is approximately 3 mΩ, and the current
rating is 3 A.
This input ripple voltage can be approximated by Equation 6.
IOUT(MAX) ´ 0.25
DVIN =
+ IOUT(MAX) ´ ESRMAX
CBULK ´ fSW
(
)
(6)
Where IOUT(MAX) is the maximum load current, fSW is the switching frequency (derated by a factor of 0.8), CBULK is
the bulk capacitor value and ESRMAX is the maximum series resistance of the bulk capacitor.
The maximum RMS imput ripple current also needs to be checked. For worst case conditions, this can be
approximated by Equation 7.
(7)
In this case, the input ripple voltage would be 98 mV and the RMS ripple current would be 1.75 A. It is also
important to note that the actual input voltage ripple will be greatly affected by parasitic associated with the layout
and the output impedance of the voltage source. The actual input voltage ripple for this circuit is shown in Design
Parameters and is larger than the calculated value. This measured value is still below the specified input limit of
200 mV. The maximum voltage across the input capacitors would be VIN max plus ΔVIN/2. The chosen bypass
capacitor is rated for 25 V and the ripple current capacity is greater than 3 A, providing ample margin. It is
important that the maximum ratings for voltage and current are not exceeded under any circumstance.
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
15
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
8.2.2.4 Output Filter Components
Two components need to be selected for the output filter, the output inductor L1 and the output capacitance.
Since the TPS54332 is an externally compensated device, a wide range of filter component types and values can
be supported.
8.2.2.5 Inductor Selection
To calculate the minimum value of the output inductor, use Equation 8.
LMIN =
VOUT(MAX) ´
(VIN(MAX) - VOUT )
VIN(MAX) ´ KIND ´ IOUT ´ FSW ´ 0.8
(8)
KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.
In general, this value is at the discretion of the designer; however, the following guidelines may be used. For
designs using low-ESR output capacitors such as ceramics, a value as high as KIND = 0.4 may be used. When
using higher ESR output capacitors, KIND = 0.2 yields better results.
For this design example, use KIND = 0.3 and the minimum inductor value is calculated to be 2.48 μH. For this
design, a l 2.5-μH inductor is chosen.
For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded.
The peak-to-peak inductor current is calculated using Equation 9.
ILPP =
(
VOUT × VIN(MAX)
-
VOUT
)
VIN(MAX) × LOUT ´ ƒSW ´ 0.8
(9)
The RMS inductor current can be found from Equation 10.
IL(RMS) =
2
IOUT(MAX)
(
)
æ VOUT ´ VIN(MAX) - VOUT ö
1
÷
+
´ ç
ç VIN(MAX) ´ LOUT ´ FSW ´ 0.8 ÷
12
è
ø
2
(10)
And the peak inductor current can be determined with Equation 11.
IL(PK) = IOUT(MAX) +
VOUT ´
(VIN(MAX)
- VOUT
)
1.6 ´ VIN(MAX) ´ LOUT ´ FSW
(11)
(12)
For this design, the RMS inductor current is 3.51 A and the peak inductor current is 4.15 A. The chosen inductor
is a Coilcraft MSS1038-252NX_ 2.5-μH. It has a saturation current rating of 7.62 A and an RMS current rating of
6.55 A, meeting these requirements. Smaller or larger inductor values can be used depending on the amount of
ripple current the designer wishes to allow so long as the other design requirements are met. Larger value
inductors will have lower AC current and result in lower output voltage ripple, while smaller inductor values will
increase ac current and output voltage ripple. In general, inductor values for use with the TPS54332 are in the
range of 1 μH to 47 μH.
8.2.2.6 Capacitor Selection
The important design factors for the output capacitor are DC voltage rating, ripple current rating, and equivalent
series resistance (ESR). The DC voltage and ripple current ratings cannot be exceeded. The ESR is important
because along with the inductor current it determines the amount of output ripple voltage. The actual value of the
output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired
closed-loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is
desirable to keep the closed-loop crossover frequency at less than 1/5 of the switching frequency. With highswitching frequencies such as the 1 MHz frequency of this design, internal circuit limitations of the TPS54332
limit the practical maximum crossover frequency to about 75 kHz. In general, the closed-loop crossover
frequency should be higher than the corner frequency determined by the load impedance and the output
capacitor. This limits the minimum capacitor value for the output filter to:
16
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
CO _ min = 1 /(2 ´ p ´ RO ´ FCO _ max )
(13)
Where RO is the output load impedance (VO/IO) and fCO is the desired crossover frequency. For a desired
maximum crossover of 75 kHz the minimum value for the output capacitor is around 3.2 μF. This may not satisfy
the output ripple voltage requirement. The output ripple voltage consists of two components; the voltage change
due to the charge and discharge of the output filter capacitance and the voltage change due to the ripple current
times the ESR of the output filter capacitor. The output ripple voltage can be estimated by:
é ( D - 0 .5 )
ù
+ R ESR ú
V O PP = I LPP ê
û
ë 4 ´ F SW ´ C O
(14)
Where CO is the total effective output capacitance.
The maximum ESR of the output capacitor can be determined from the amount of allowable output ripple as
specified in the initial design parameters. The contribution to the output ripple voltage due to ESR is the inductor
ripple current times the ESR of the output filter, so the maximum specified ESR as listed in the capacitor data
sheet is given by Equation 15.
ESRmax =
VOPPMAX
ILPP
-
(D
- 0.5 )
4 ´ FSW ´ CO
(15)
Where VOPPMAX is the desired maximum peak-to-peak output ripple. The maximum RMS ripple current in the
output capacitor is given by Equation 16.
æ VOUT × VIN(MAX) - VOUT ö
1
÷
ICOUT(RMS) =
× ç
ç VIN(MAX) × LOUT × FSW × NC ÷
12
è
ø
(16)
(
)
The minimum switching frequency should be used in the above equations (derated by a factor of 0.8). For this
design example, two 47-μF ceramic output capacitors are chosen for C2 and C3. These are rated at 10 V with a
maximum ESR of 3 mΩ and a ripple current rating in excess of 3 A. The calculated total RMS ripple current is
300 mA (150 mA each) and the total ESR required is 20 mΩ or less. These output capacitors exceed the
requirements by a wide margin and will result in a reliable, high-performance design. it is important to note that
the actual capacitance in circuit may be less than the catalog value when the output is operating at the desired
output of 2.5 V. 10-V rated capacitors are used to minimize the this reduction in capacitance due to dc voltage on
the output. The selected output capacitor must be rated for a voltage greater than the desired output voltage plus
½ the ripple voltage. Any derating amount must also be included. Other capacitor types work well with the
TPS54332, depending on the needs of the application.
8.2.2.7 Compensation Components
The external compensation used with the TPS54332 allows for a wide range of output filter configurations. A
large range of capacitor values and types of dielectric are supported. The design example uses ceramic X5R
dielectric output capacitors, but other types are supported.
A Type II compensation scheme is recommended for the TPS54332. The compensation components are chosen
to set the desired closed-loop crossover frequency and phase margin for output filter components. The type II
compensation has the following characteristics; a DC gain component, a low-frequency pole, and a midfrequency zero or pole pair.
The DC gain is determined by Equation 17.
Vggm ´ VREF
GDC =
VO
(17)
Where:
Vggm = 800
VREF = 0.8 V
The low-frequency pole is determined by Equation 18.
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
17
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
FPO = 1/ (2 ´ p ´ ROO ´ CZ )
(18)
ROA = 8.696 MΩ.
The mid-frequency zero is determined by Equation 19.
FZ1 = 1/ (2 ´ p ´ R Z ´ CZ )
(19)
And, the mid-frequency pole is given by Equation 20.
FP1 = 1/ (2 ´ p ´ R Z ´ CP )
(20)
The first step is to choose the closed-loop crossover frequency. The closed-loop crossover frequency should be
less than 1/8 of the minimum operating frequency, but for the TPS54332 it is recommended that the maximum
closed-loop crossover frequency be not greater than 75 kHz. Next, the required gain and phase boost of the
crossover network needs to be calculated. By definition, the gain of the compensation network must be the
inverse of the gain of the modulator and output filter. For this design example, where the ESR zero is much
higher than the closed-loop crossover frequency, the gain of the modulator and output filter can be approximated
by Equation 21.
Gain = - 20 log (2 ´ p ´ RSENSE ´ FCO ´ CO )
(21)
Where:
RSENSE = 1 Ω / 12
FCO = Closed-loop crossover frequency
CO = Output capacitance
The phase loss is given by Equation 22.
PL = a tan (2 ´ p ´ FCO ´ RESR ´ CO ) - a tan (2 ´ p ´ FCO ´ RO ´ CO ) - 10dB
(22)
Where:
RESR = Equivalent series resistance of the output capacitor
RO = VO/IO
The measured overall loop response for the circuit is given in Figure 20. Note that the actual closed-loop
crossover frequency is higher than intended at about 25 kHz. This is primarily due to variation in the actual
values of the output filter components and tolerance variation of the internal feed-forward gain circuitry. Overall
the design has greater than 60 degrees of phase margin and will be completely stable over all combinations of
line and load variability.
Now that the phase loss is known the required amount of phase boost to meet the phase margin requirement
can be determined. The required phase boost is given by Equation 23.
PB = (PM - 90 deg ) - PL
(23)
Where PM = the desired phase margin.
A zero / pole pair of the compensation network will be placed symmetrically around the intended closed-loop
frequency to provide maximum phase boost at the crossover point. The amount of separation can be determined
by Equation 24 and the resultant zero and pole frequencies are given by Equation 25 and Equation 26.
ö
æ PB
k = tanç
+ 45 deg ÷
ø
è 2
FZ 1 =
(24)
FCO
k
(25)
FP1 = FCO ´ k
18
(26)
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
The low-frequency pole is set so that the gain at the crossover frequency is equal to the inverse of the gain of the
modulator and output filter. Due to the relationships established by the pole and zero relationships, the value of
RZ can be derived directly by Equation 27 .
2 × p × FCO × VO × CO × ROA
RZ =
GMICOMP × Vggm × VREF
(27)
Where:
VO = Output voltage
CO = Output capacitance
FCO = Desired crossover frequency
ROA = 8.696 MΩ
GMCOMP = 12 A/V
Vggm = 800
VREF = 0.8 V
With RZ known, CZ and CP can be calculated using Equation 28 and Equation 29.
CZ =
CP =
1
2 ´ p ´ FZ 1 ´ Rz
(28)
1
2 ´ p ´ FP1 ´ Rz
(29)
For this design, the two 47-μF output capacitors are used. For ceramic capacitors, the actual output capacitance
is less than the rated value when the capacitors have a DC bias voltage applied. This is the case in a dc/dc
converter. The actual output capacitance may be as low as 54 μF. The combined ESR is approximately .001 Ω.
Using Equation 21 and Equation 22, the output stage gain and phase loss are equivalent as:
Gain = –6.94 dB
and
PL - –93.94 degrees
For 70 degrees of phase margin, Equation 23 requires 63.64 degrees of phase boost.
Equation 24, Equation 25, and Equation 26 are used to find the zero and pole frequencies of:
FZ1 = 11.57 kHz
And
FP1 = 216 kHz
RZ, CZ, and CP are calculated using Equation 27, Equation 28, and Equation 29.
Rz =
Cz =
Cp =
2 ´ p ´ 50000 ´ 2.5 ´ 82 ´ 10-6 ´ 8.696 ´ 106
= 72.92 kW
12 ´ 800 ´ 0.8
(30)
1
= 183 pF
2 ´ p ´ 11570 ´ 75000
(31)
1
= 9.8 pF
2 ´ p ´ 216000 ´ 75000
(32)
Using standard values for R3, C6, and C7 in the application schematic of Figure 12.
R3 = 75 kΩ
C6 = 180 pF
C7 = 10 pF
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
19
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
8.2.2.8 Bootstrap Capacitor
Every TPS54332 design requires a bootstrap capacitor, C4. The bootstrap capacitor must be 0.1 μF. The
bootstrap capacitor is located between the PH pins and BOOT pin. The bootstrap capacitor should be a highquality, ceramic type with X7R or X5R grade dielectric for temperature stability.
8.2.2.9 Catch Diode
The TPS54332 is designed to operate using an external catch diode between PH and GND. The selected diode
must meet the absolute maximum ratings for the application: Reverse voltage must be higher than the maximum
voltage at the PH pin, which is Vin(max) + 0.5 V. Peak current must be greater than IOUTMAX plus on half the
peak-to-peak inductor current. Forward-voltage drop should be small for higher efficiencies. It is important to note
that the catch diode conduction time is typically longer than the high-side FET on time, so attention paid to diode
parameters can make a marked improvement in overall efficiency. Additionally, check that the device chosen is
capable of dissipating the power losses. For this design, a Diodes, Inc. B340A is chosen, with a reverse voltage
of 40 V, forward current of 3 A, and a forward voltage drop of 0.5 V.
8.2.2.10 Output Voltage Limitations
Due to the internal design of the TPS54332, there are both upper and lower output voltage limits for any given
input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 91%
and is given by Equation 33.
VO(max) = 0.91 x ((VIN(min) – IO(max) x RDS(on) max) + VD) – (IO(max) x RL) – VD
(33)
Where:
VIN(min) = Minimum input voltage
IO(max) = Maximum load current
VD = Catch diode forward voltage
RL = Output inductor series resistance
The equation assumes maximum on resistance for the internal high-side FET.
The lower limit is constrained by the minimum controllable on time which may be as high as 130 ns. The
approximate minimum output voltage for a given input voltage and minimum load current is given by Equation 32.
VO(min) = 0.118 x ((VIN(max) - IOmin x RDS(on) max) + VD) - IO(min) x RL) - VD
(34)
Where:
VIN(max) = Maximum input voltage
IO(min) = Minimum load current
VD = Catch diode forward voltage
RL = Output inductor series resistance
This equation assumes nominal on-resistance for the high-side FET and accounts for worst case variation of
operating frequency set point. Any design operating near the operational limits of the device should be carefully
checked to assure proper functionality.
8.2.2.11 Power Dissipation Estimate
The following formulas show how to estimate the device power dissipation under continuous conduction mode
operations. They should not be used if the device is working in the discontinuous conduction mode (DCM) or
pulse-skipping Eco-Mode.
The device power dissipation includes:
1. Conduction loss: Pcon = Iout2 x RDS(on) x VOUT/VIN
2. Switching loss: Psw = 0.55 x 10-9 x VIN2 x IOUT x Fsw
3. Gate charge loss: Pgc = 22.8 x 10-9 x Fsw
4. Quiescent current loss: Pq = 0.082 x 10-3 x VIN
Where:
IOUT is the output current (A).
20
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
RDS(on) is the on-resistance of the high-side MOSFET (Ω).
VOUT is the output voltage (V).
VIN is the input voltage (V).
Fsw is the switching frequency (Hz).
So
Ptot = Pcon + Psw + Pgc + Pq
For given TA , TJ = TA + Rth x Ptot.
For given TJMAX = 150°C, TAMAX = TJMAX– Rth x Ptot.
Where:
Ptot is the total device power dissipation (W).
TA is the ambient temperature (°C).
TJ is the junction temperature (°C) .
Rth is the thermal resistance of the package (°C/W).
TJMAX is maximum junction temperature (°C).
TAMAX is maximum ambient temperature (°C).
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
21
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
8.2.3 Application Curves
100
100
VO = 2.5 V
VO = 2.5 V
95
95
VI = 5 V
VI = 5 V
90
90
85
Efficiency - %
Efficiency - %
VI = 12 V
85
80
75
VI = 15 V
VI = 12 V
VI = 15 V
80
75
70
65
70
60
65
55
50
60
0
0.5
1
1.5
2
2.5
IO - Output Current - A
3
0
3.5
0.025
Figure 13. TPS54332 Efficiency
1
0.225 0.25
0.025
0.02
0.8
VI = 15 V
0.6
0.5
VI = 12 V
0.4
0.3
VI = 5 V
0.2
0.005
IO = 1 A
0
-0.005
-0.01
-0.015
0.1
0
-0.02
-0.1
0
0.01
0.5
1
1.5
2
2.5
IO - Output Current - A
3
-0.025
5
3.5
Figure 15. TPS54332 Load Regulation
7
8
9
10
11
VI - Input Voltage - V
14
15
180
50
150
Gain - dB
120
Gain
30
10mV/div
90
Phase
20
60
10
30
0
0
-10
-30
-20
-60
-30
-90
-40
-120
-50
-150
-60
10
t - Time - 500 ms/div
13
60
40
.75 to 2.5 A Step
12
Figure 16. TPS54332 Line Regulation
VOUT
IOUT
6
Figure 17. TPS54332 Transient Response
Submit Documentation Feedback
100
1k
10k
f - Frequency - Hz
100k
Phase - deg
0.7
0.015
Output Regulation - %
Output Voltage Regulation - %
0.2
Figure 14. TPS54332 Low-Current Efficiency
0.9
22
0.05 0.075 0.1 0.125 0.15 0.175
IO - Output Current - A
-180
1M
Figure 18. TPS54332 Loop Response
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
VOUT
PH
VIN
100 mV/div
PH
5 V/div
20 mV/div
5 V/div
t - Time - 1 ms/div
t - Time - 1 ms/div
Figure 19. TPS54332 Output Ripple
VOUT
1 V/div
VIN
5 V/div
Figure 20. TPS54332 Input Ripple
VOUT
PH
5 V/div
t - Time - 2 ms/div
t - Time - 2 ms/div
Figure 21. TPS54332 Start-Up
20 mV/div
Figure 22. TPS54332 Output Ripple during Eco-Mode
Operation
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
23
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
9 Power Supply Recommendations
The devices are designed to operate from an input voltage supply range between 3.5 V and 28 V. This input
supply should be well regulated. If the input supply is located more than a few inches from the converter
additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic
capacitor with a value of 100 μF is a typical choice.
10 Layout
10.1 Layout Guidelines
The VIN pin should be bypassed to ground with a low-ESR, ceramic bypass capacitor. Take care to minimize the
loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. The typical
recommended bypass capacitance is 10-μF ceramic with a X5R or X7R dielectric and the optimum placement is
closest to the VIN pins and the source of the anode of the catch diode. See Figure 23 for a PCB layout example.
The GND D pin should be tied to the PCB ground plane at the pin of the IC. The source of the low-side MOSFET
should be connected directly to the top-side PCB ground area used to tie together the ground sides of the input
and output capacitors, as well as the anode of the catch diode. The PH pin should be routed to the cathode of
the catch diode and to the output inductor. Since the PH connection is the switching node, the catch diode and
output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to
prevent excessive capacitive coupling. For operation at full rated load, the top-side ground area must provide
adequate heat dissipating area. The TPS54332 uses a fused lead frame so that the GND pin acts as a
conductive path for heat dissipation from the die. Many applications have larger areas of internal or back side
ground plane available, and the top-side ground area can be connected to these areas using multiple vias under
or adjacent to the device to help dissipate heat. The additional external components can be placed approximately
as shown. It may be possible to obtain acceptable performance with alternate layout schemes, however this
layout has been shown to produce good results and is intended as a guideline.
24
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
TPS54332
www.ti.com
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
10.2 Layout Example
OUTPUT
FILTER
CAPACITOR
TOPSIDE
GROUND
AREA
Route BOOT CAPACITOR
trace on other layer to provide
Wide path for top side ground
Vout
Feedback Trace
OUTPUT
INDUCTOR
CATCH
DIODE
PH
INPUT
BYPASS
CAPACITOR
BOOT
Vin
UVLO
RESISTOR
DIVIDER
VIN
GND
EN
COMP
SS
VSENSE
SLOW START
CAPACITOR
BOOT
CAPACITOR
PH
COMPENSATION
NETWORK
RESISTOR
DIVIDER
Exposed PowerPAD area
Thermal VIA
Signal VIA
Figure 23. TPS54332 Board Layout
10.3 Estimated Circuit Area
The estimated printed circuit board area for the components used in the design of Figure 12 is 0.58 in2. This area
does not include test points or connectors.
10.4 Electromagnetic Interference (EMI) Considerations
As EMI becomes a rising concern in more and more applications, the internal design of the TPS54332 takes
measures to reduce the EMI. The high-side MOSFET gate-drive is designed to reduce the PH pin voltage
ringing. The internal IC rails are isolated to decrease the noise sensitivity. A package bond wire scheme is used
to lower the parasitics effects.
To achieve the best EMI performance, external component selection and board layout are equally important.
Follow the Detailed Design Procedure to prevent potential EMI issues.
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
25
TPS54332
SLVS875C – JANUARY 2009 – REVISED NOVEMBER 2014
www.ti.com
11 Device and Documentation Support
11.1 Device Support
11.1.1 Development Support
For the WEBENCH Tool, go to http://www.ti.com/lsds/ti/analog/webench/overview.page.
11.2 Trademarks
Eco-Mode, PowerPAD, WEBENCH are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
11.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
26
Submit Documentation Feedback
Copyright © 2009–2014, Texas Instruments Incorporated
Product Folder Links: TPS54332
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Aug-2017
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
TPS54332DDAR
Package Package Pins
Type Drawing
SO
Power
PAD
DDA
8
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
2500
330.0
12.4
Pack Materials-Page 1
6.4
B0
(mm)
K0
(mm)
P1
(mm)
5.2
2.1
8.0
W
Pin1
(mm) Quadrant
12.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Aug-2017
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS54332DDAR
SO PowerPAD
DDA
8
2500
367.0
367.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s noncompliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
Download PDF
Similar pages