Intel® Xeon® E5-2400 v2 Product Family Datasheet

Intel® Xeon® Processor E5-2400 v2
Product Family
Datasheet - Volume One
January 2014
Reference Number:329819-002
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS
PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER
AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING
LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY
PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY
APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH
MAY OCCUR.
A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal
injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU
SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS,
OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE
ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH
ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS
NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.
Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the
absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future
definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The
information here is subject to change without notice. Do not finalize a design with this information.
The Intel® Xeon® processor E5-2400 v2 product family, Intel® C600 Chipset, and the Intel® Xeon® processor E5-2400 v2
product family-based platform described in this document may contain design defects or errors known as errata which may cause
the product to deviate from published specifications. Current characterized errata are available on request.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained
by calling 1-800-548-4725, or go to: http://www.intel.com/#/en_US_01
Hyper-Threading Technology requires a computer system with a processor supporting HT Technology and an HT Technology
enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For
more information including details on which processors support HT Technology, see
http://www.intel.com/products/ht/hyperthreading_more.htm.
Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting
operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.
Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor
(VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary
depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible
with all operating systems. Please check with your application vendor.
Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost
Technology performance varies depending on hardware, software and overall system configuration. Check with your PC
manufacturer on whether your system delivers Intel Turbo Boost Technology. For more information, see
http://www.intel.com/technology/turboboost.
No computer system can provide absolute security under all conditions. Intel® Trusted Execution Technology (Intel® TXT) requires
a computer with Intel® Virtualization Technology, an Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and
an Intel TXT-compatible measured launched environment (MLE). Intel TXT also requires the system to contain a TPM v1.s. For
more information, visit http://www.intel.com/technology/security
The Processor Spec Finder at http://ark.intel.com or contact your Intel representative for more information.
64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device
drivers and applications enabled for Intel® 64 architecture. Performance will vary depending on your hardware and software
configurations. Consult with your system vendor for more information.
Δ Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor
family, not across different processor families. See http://www.intel.com/products/processor_number for details.
I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed
by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and
North American Philips Corporation.
Intel, Xeon, Enhanced Intel SpeedStep Technology, Core, and the Intel logo are trademarks of Intel Corporation in the U. S. and
other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 2009-2014, Intel Corporation. All rights reserved.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
2
Table of Contents
1
Overview ................................................................................................................. 13
1.1
Introduction ..................................................................................................... 13
1.1.1 Processor Feature Details ........................................................................ 14
1.1.2 Supported Technologies .......................................................................... 14
1.2
Interfaces ........................................................................................................ 15
1.2.1 System Memory Support ......................................................................... 15
1.2.2 PCI Express* ......................................................................................... 16
1.2.3 Direct Media Interface Gen 2 (DMI2)......................................................... 17
1.2.4 Intel® QuickPath Interconnect (Intel® QPI) .............................................. 18
1.2.5 Platform Environment Control Interface (PECI) ........................................... 18
1.3
Power Management Support ............................................................................... 19
1.3.1 Processor Package and Core States........................................................... 19
1.3.2 System States Support ........................................................................... 19
1.3.3 Memory Controller.................................................................................. 19
1.3.4 PCI Express* ......................................................................................... 19
1.3.5 Intel® QPI ............................................................................................ 19
1.4
Thermal Management Support ............................................................................ 19
1.5
Package Summary............................................................................................. 20
1.6
Terminology .................................................................................................... 20
1.7
Related Documents ........................................................................................... 22
1.8
Statement of Volatility (SOV) .............................................................................. 23
1.9
State of Data .................................................................................................... 23
2
Interfaces................................................................................................................ 24
2.1
System Memory Interface .................................................................................. 24
2.1.1 System Memory Technology Support ........................................................ 24
2.1.2 System Memory Timing Support............................................................... 24
2.2
PCI Express* Interface....................................................................................... 25
2.2.1 PCI Express* Architecture ....................................................................... 25
2.2.1.1 Transaction Layer ..................................................................... 26
2.2.1.2 Data Link Layer ........................................................................ 26
2.2.1.3 Physical Layer .......................................................................... 26
2.2.2 PCI Express* Configuration Mechanism ..................................................... 27
2.3
DMI2/PCI Express* Interface .............................................................................. 27
2.3.1 DMI2 Error Flow ..................................................................................... 27
2.3.2 Processor/PCH Compatibility Assumptions.................................................. 27
2.3.3 DMI2 Link Down..................................................................................... 27
2.4
Intel® QuickPath Interconnect (Intel® QPI) ......................................................... 28
2.5
Platform Environment Control Interface (PECI) ...................................................... 29
2.5.1 PECI Client Capabilities ........................................................................... 29
2.5.1.1 Thermal Management................................................................ 30
2.5.1.2 Platform Manageability .............................................................. 30
2.5.2 Client Command Suite ............................................................................ 30
2.5.2.1 Ping()...................................................................................... 30
2.5.2.2 GetDIB() ................................................................................. 31
2.5.2.3 GetTemp() ............................................................................... 33
2.5.2.4 RdPkgConfig() .......................................................................... 34
2.5.2.5 WrPkgConfig().......................................................................... 35
2.5.2.6 Package Configuration Capabilities .............................................. 37
2.5.2.7 RdIAMSR()............................................................................... 59
2.5.2.8 RdPCIConfig() .......................................................................... 63
2.5.2.9 RdPCIConfigLocal() ................................................................... 64
2.5.2.10 WrPCIConfigLocal() ................................................................... 66
2.5.3 Client Management................................................................................. 68
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
3
2.5.4
2.5.5
2.5.6
2.5.7
2.5.3.1 Power-up Sequencing ................................................................ 68
2.5.3.2 Device Discovery ...................................................................... 69
2.5.3.3 Client Addressing ...................................................................... 69
2.5.3.4 C-states .................................................................................. 70
2.5.3.5 S-states .................................................................................. 71
2.5.3.6 Processor Reset ........................................................................ 71
2.5.3.7 System Service Processor (SSP) Mode Support ............................. 71
2.5.3.8 Processor Error Handling............................................................ 72
2.5.3.9 Originator Retry and Timeout Policy ............................................ 72
2.5.3.10 Enumerating PECI Client Capabilities ........................................... 73
Multi-Domain Commands ........................................................................ 73
Client Responses .................................................................................... 74
2.5.5.1 Abort FCS ................................................................................ 74
2.5.5.2 Completion Codes ..................................................................... 74
Originator Responses .............................................................................. 75
DTS Temperature Data ........................................................................... 75
2.5.7.1 Format .................................................................................... 75
2.5.7.2 Interpretation........................................................................... 76
2.5.7.3 Temperature Filtering ................................................................ 76
2.5.7.4 Reserved Values ....................................................................... 76
3
Technologies ........................................................................................................... 77
3.1
Intel® Virtualization Technology (Intel® VT) ........................................................ 77
3.1.1 Intel® VT-x Objectives ........................................................................... 77
3.1.2 Intel® VT-x Features .............................................................................. 78
3.1.3 Intel® VT-d Objectives ........................................................................... 78
3.1.3.1 Intel VT-d Features Supported .................................................... 79
3.1.4 Intel® Virtualization Technology Processor Extensions ................................ 79
3.2
Security Technologies ........................................................................................ 79
3.2.1 Intel® Trusted Execution Technology........................................................ 79
3.2.2 Intel® Trusted Execution Technology – Server Extensions ........................... 80
3.2.3 AES Instructions .................................................................................... 80
3.2.4 Execute Disable Bit................................................................................. 81
3.3
Intel® Secure Key............................................................................................. 81
3.4
Intel® OS Guard ............................................................................................... 81
3.5
Intel® Hyper-Threading Technology .................................................................... 81
3.6
Intel® Turbo Boost Technology ........................................................................... 82
3.6.1 Intel® Turbo Boost Operating Frequency................................................... 82
3.7
Enhanced Intel SpeedStep® Technology .............................................................. 82
3.8
Intel® Intelligent Power Technology .................................................................... 83
3.9
Intel® Advanced Vector Extensions (Intel® AVX) .................................................. 83
3.10 Intel® Dynamic Power Technology ...................................................................... 84
4
Power Management ................................................................................................. 85
4.1
ACPI States Supported....................................................................................... 85
4.1.1 System States ....................................................................................... 85
4.1.2 Processor Package and Core States........................................................... 85
4.1.3 Integrated Memory Controller States ........................................................ 86
4.1.4 DMI2/PCI Express* Link States ................................................................ 87
4.1.5 Intel® QuickPath Interconnect States ....................................................... 87
4.1.6 G, S, and C State Combinations ............................................................... 87
4.2
Processor Core/Package Power Management ......................................................... 88
4.2.1 Enhanced Intel SpeedStep® Technology ................................................... 88
4.2.2 Low-Power Idle States ............................................................................ 88
4.2.3 Requesting Low-Power Idle States ............................................................ 89
4.2.4 Core C-states ........................................................................................ 90
4.2.4.1 Core C0 State........................................................................... 90
4.2.4.2 Core C1/C1E State .................................................................... 90
4.2.4.3 Core C3 State........................................................................... 91
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
4
4.3
4.4
4.2.4.4 Core C6 State........................................................................... 91
4.2.4.5 Delayed Deep C-States.............................................................. 91
4.2.5 Package C-States ................................................................................... 91
4.2.5.1 Package C0 .............................................................................. 93
4.2.5.2 Package C1/C1E ....................................................................... 93
4.2.5.3 Package C2 State...................................................................... 94
4.2.5.4 Package C3 State...................................................................... 94
4.2.5.5 Package C6 State...................................................................... 94
4.2.6 Package C-State Power Specifications ....................................................... 95
4.2.7 Processor Pmax Power Specifications ........................................................ 95
System Memory Power Management.................................................................... 96
4.3.1 CKE Power-Down ................................................................................... 96
4.3.2 Self Refresh........................................................................................... 96
4.3.2.1 Self Refresh Entry ..................................................................... 97
4.3.2.2 Self Refresh Exit ....................................................................... 97
4.3.2.3 DLL and PLL Shutdown .............................................................. 97
4.3.3 DRAM I/O Power Management ................................................................. 97
DMI2/PCI Express* Power Management ............................................................... 97
5
Thermal Management Specifications........................................................................ 98
5.1
Package Thermal Specifications ........................................................................... 98
5.1.1 Thermal Specifications ............................................................................ 98
5.1.2 TCASE and DTS Based Thermal Specifications .......................................... 100
5.1.3 Processor Operational Thermal Specifications ........................................... 101
5.1.3.1 Minimum operating case temperature ........................................ 101
5.1.3.2 Maximum operating case temperature thermal profiles ................ 101
5.1.3.3 Digital Thermal Sensor (DTS) thermal profiles ............................ 102
5.1.3.4 Processor Digital Thermal Sensor (DTS) Specifications ................. 103
5.1.4 Embedded Server Thermal Profiles ......................................................... 104
5.1.4.1 Embedded operating case temperature thermal profiles ............... 104
5.1.4.2 Embedded Digital Thermal Sensor (DTS) thermal profiles ............. 105
5.1.5 Thermal Metrology ............................................................................... 107
5.2
Processor Core Thermal Features....................................................................... 109
5.2.1 Processor Temperature ......................................................................... 109
5.2.2 Adaptive Thermal Monitor...................................................................... 109
5.2.2.1 Frequency/SVID Control .......................................................... 110
5.2.2.2 Clock Modulation .................................................................... 111
5.2.3 On-Demand Mode ................................................................................ 111
5.2.4 PROCHOT_N Signal .............................................................................. 112
5.2.5 THERMTRIP_N Signal ............................................................................ 112
5.2.6 Integrated Memory Controller (IMC) Thermal Features .............................. 113
5.2.6.1 DRAM Throttling Options.......................................................... 113
5.2.6.2 Hybrid Closed Loop Thermal Throttling (CLTT_Hybrid) ................. 113
5.2.6.3 MEM_HOT_C1_N and MEM_HOT_C23_N Signal ........................... 113
5.2.6.4 Integrated SMBus Master Controllers for Memory Interface........... 114
6
Signal Descriptions ................................................................................................ 115
6.1
System Memory Interface Signals...................................................................... 115
6.2
PCI Express* Based Interface Signals................................................................. 116
6.3
DMI2/PCI Express* Port 0 Signals ..................................................................... 117
6.4
Intel® QuickPath Interconnect Signals ............................................................... 118
6.5
PECI Signal .................................................................................................... 118
6.6
System Reference Clock Signals ........................................................................ 118
6.7
JTAG and TAP Signals ...................................................................................... 119
6.8
Serial VID Interface (SVID) Signals.................................................................... 119
6.9
Processor Asynchronous Sideband and Miscellaneous Signals ................................ 119
6.10 Processor Power and Ground Supplies ................................................................ 123
7
Electrical Specifications ......................................................................................... 124
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
5
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
Processor Signaling ......................................................................................... 124
7.1.1 System Memory Interface Signal Groups ................................................. 124
7.1.2 PCI Express* Signals ............................................................................ 124
7.1.3 DMI2/PCI Express* Signals.................................................................... 124
7.1.4 Intel® QuickPath Interconnect (Intel® QPI) ............................................ 124
7.1.5 Platform Environmental Control Interface (PECI) ...................................... 125
7.1.5.1 Input Device Hysteresis ........................................................... 125
7.1.6 System Reference Clocks (BCLK{0/1}_DP, BCLK{0/1}_DN)....................... 125
7.1.6.1 PLL Power Supply ................................................................... 126
7.1.7 JTAG and Test Access Port (TAP) Signals ................................................. 126
7.1.8 Processor Sideband Signals ................................................................... 126
7.1.9 Power, Ground and Sense Signals........................................................... 126
7.1.9.1 Power and Ground Lands ......................................................... 126
7.1.9.2 Decoupling Guidelines ............................................................. 127
7.1.9.3 Voltage Identification (VID)...................................................... 127
7.1.10 Reserved or Unused Signals................................................................... 131
Signal Group Summary .................................................................................... 132
Power-On Configuration (POC) Options............................................................... 135
Fault Resilient Booting (FRB)............................................................................. 136
Mixing Processors............................................................................................ 136
Flexible Motherboard Guidelines (FMB) ............................................................... 137
Absolute Maximum and Minimum Ratings ........................................................... 137
7.7.1 Storage Condition Specifications............................................................. 138
DC Specifications ............................................................................................ 138
7.8.1 Voltage and Current Specifications.......................................................... 139
7.8.2 Die Voltage Validation ........................................................................... 143
7.8.2.1 VCC Overshoot Specifications ................................................... 143
7.8.3 Signal DC Specifications ........................................................................ 144
7.8.3.1 PCI Express* DC Specifications ................................................. 149
7.8.3.2 DMI2/PCI Express* DC Specifications ........................................ 149
7.8.3.3 Intel® QuickPath Interconnect DC Specifications......................... 149
7.8.3.4 Reset and Miscellaneous Signal DC Specifications ........................ 149
7.8.3.5 PCI Express* AC Specifications ................................................. 149
7.8.3.6 DMI2/PCI Express* AC Specifications ........................................ 150
7.8.3.7 Intel® QuickPath Interconnect AC Specifications ......................... 150
7.8.3.8 SMBus Signal AC Specifications................................................. 150
7.8.3.9 Reset and Miscellaneous Signal AC Specifications ........................ 150
Signal Quality ................................................................................................. 152
7.9.1 DDR3 Signal Quality Specifications ......................................................... 153
7.9.2 I/O Signal Quality Specifications............................................................. 153
7.9.3 Intel® QuickPath Interconnect Signal Quality Specifications ....................... 153
7.9.4 Input Reference Clock Signal Quality Specifications................................... 153
7.9.5 Overshoot/Undershoot Tolerance............................................................ 153
7.9.5.1 Overshoot/Undershoot Magnitude ............................................. 154
7.9.5.2 Overshoot/Undershoot Pulse Duration ....................................... 154
7.9.5.3 Activity Factor ........................................................................ 154
7.9.5.4 Reading Overshoot/Undershoot Specification Tables .................... 155
7.9.5.5 Compliance to Overshoot/Undershoot Specifications .................... 155
8
Processor Land Listing........................................................................................... 157
8.1
Listing by Land Name ...................................................................................... 157
8.2
Listing by Land Number ................................................................................... 175
9
Package Mechanical Specifications ........................................................................ 194
9.1
Package Mechanical Drawing............................................................................. 194
9.2
Processor Component Keep-Out Zones ............................................................... 198
9.3
Package Loading Specifications ......................................................................... 198
9.4
Package Handling Guidelines............................................................................. 198
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
6
9.5
9.6
9.7
9.8
10
Package Insertion Specifications........................................................................ 198
Processor Mass Specification ............................................................................. 199
Processor Materials.......................................................................................... 199
Processor Markings.......................................................................................... 199
Boxed Processor Specifications ............................................................................. 200
10.1 Introduction ................................................................................................... 200
10.1.1 Available Boxed Thermal Solution Configurations ...................................... 200
10.1.2 Intel Thermal Solution STS100C
(Passive/Active Combination Heat Sink Solution) ...................................... 200
10.1.3 Intel Thermal Solution STS100A (Active Heat Sink Solution) ...................... 201
10.1.4 Intel Thermal Solution STS100P
(Boxed 25.5 mm Tall Passive Heat Sink Solution) ..................................... 202
10.2 Mechanical Specifications ................................................................................. 203
10.2.1 Boxed Processor Heat Sink Dimensions and Baseboard Keepout Zones ........ 203
10.2.2 Boxed Processor Retention Mechanism and Heat Sink Support (URS) .......... 212
10.3 Fan Power Supply [STS100C and STS100A] ........................................................ 212
10.3.1 Boxed Processor Cooling Requirements ................................................... 213
10.3.1.1 STS100C(Passive / Active Combination Heat Sink Solution) .......... 213
10.3.1.2 STS100A (Active Heat Sink Solution) (Pedestal only) ................... 213
10.3.1.3 STS100P (25.5mm Passive Heat Sink) (Blade + 1U + 2U Rack) .... 214
10.4 Boxed Processor Contents ................................................................................ 216
Figures
1-1
1-2
2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
2-10
2-11
2-12
2-13
2-14
2-15
2-16
2-17
2-18
2-19
2-20
2-21
2-22
2-23
2-24
2-25
2-26
2-27
2-28
Processor Two-Socket Platform ........................................................................... 14
PCI Express* Lane Partitioning and Direct Media Interface Gen 2 (DMI2) .................. 17
PCI Express* Layering Diagram........................................................................... 25
Packet Flow through the Layers........................................................................... 26
Ping() .............................................................................................................. 31
Ping() Example ................................................................................................. 31
GetDIB() .......................................................................................................... 31
Device Info Field Definition ................................................................................. 32
Revision Number Definition................................................................................. 32
GetTemp() ....................................................................................................... 33
GetTemp() Example........................................................................................... 34
RdPkgConfig() .................................................................................................. 35
WrPkgConfig() .................................................................................................. 36
DRAM Thermal Estimation Configuration Data ....................................................... 39
DRAM Rank Temperature Write Data.................................................................... 40
DIMM Temperature Read / Write ......................................................................... 41
Ambient Temperature Reference Data .................................................................. 41
DRAM Channel Temperature ............................................................................... 42
Accumulated DRAM Energy Data ......................................................................... 42
DRAM Power Info Read Data ............................................................................... 43
DRAM Power Limit Data...................................................................................... 44
DRAM Power Limit Performance Data ................................................................... 45
CPUID Data ...................................................................................................... 48
Platform ID Data ............................................................................................... 49
PCU Device ID .................................................................................................. 49
Maximum Thread ID .......................................................................................... 49
Processor Microcode Revision .............................................................................. 49
Machine Check Status ........................................................................................ 50
Package Power SKU Unit Data ............................................................................. 50
Package Power SKU Data ................................................................................... 51
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
7
2-29
2-30
2-31
2-32
2-33
2-34
2-35
2-36
2-37
2-38
2-39
2-40
2-41
2-42
2-43
2-44
2-45
2-46
2-47
2-48
2-49
2-50
4-1
4-2
4-3
5-1
5-2
5-3
5-4
5-5
5-6
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
7-12
9-1
9-2
9-3
9-4
10-1
10-2
10-3
10-4
Package Temperature Read Data ......................................................................... 52
Temperature Target Read................................................................................... 53
Thermal Status Word ......................................................................................... 53
Thermal Averaging Constant Write / Read ............................................................ 54
Current Config Limit Read Data ........................................................................... 54
Accumulated Energy Read Data........................................................................... 55
Power Limit Data for VCC Power Plane ................................................................. 56
Package Turbo Power Limit Data ......................................................................... 57
Package Power Limit Performance Data ................................................................ 57
Efficient Performance Indicator Read.................................................................... 57
ACPI P-T Notify Data.......................................................................................... 58
Caching Agent TOR Read Data ............................................................................ 59
DTS Thermal Margin Read .................................................................................. 59
Processor ID Construction Example...................................................................... 60
RdIAMSR() ....................................................................................................... 61
PCI Configuration Address .................................................................................. 63
RdPCIConfig()................................................................................................... 64
PCI Configuration Address for local accesses ......................................................... 65
RdPCIConfigLocal()............................................................................................ 65
WrPCIConfigLocal() ........................................................................................... 67
The Processor PECI Power-up Timeline() .............................................................. 69
Temperature Sensor Data Format........................................................................ 75
Idle Power Management Breakdown of the Processor Cores..................................... 89
Thread and Core C-State Entry and Exit ............................................................... 89
Package C-State Entry and Exit ........................................................................... 93
Case Temperature Thermal Profile ..................................................................... 102
Digital Thermal Sensor DTS Thermal Profile ........................................................ 103
Embedded Case Temperature Thermal Profile...................................................... 105
Embedded DTS Thermal Profile ......................................................................... 107
Case Temperature (TCASE) Measurement Location .............................................. 108
Frequency and Voltage Ordering........................................................................ 111
Input Device Hysteresis ................................................................................... 125
VR Power-State Transitions............................................................................... 130
VCC Static and Transient Tolerance Loadlines...................................................... 142
Load Current Versus Time ................................................................................ 143
VCC Overshoot Example Waveform.................................................................... 144
BCLK{0/1} Differential Clock Crosspoint Specification .......................................... 150
BCLK{0/1} Differential Clock Measurement Points for Duty Cycle and Period ........... 151
BCLK{0/1} Differential Clock Measurement Points for Edge Rate............................ 151
BCLK{0/1} Differential Clock Measurement Point for Ringback .............................. 151
BCLK{0/1} Single Ended Clock Measurement Points for Absolute Cross Point
and Swing ...................................................................................................... 152
BCLK{0/1} Single Ended Clock Measurement Points for Delta Cross Point ............... 152
Maximum Acceptable Overshoot/Undershoot Waveform........................................ 156
Processor Package Assembly Sketch .................................................................. 194
Processor Package Drawing Sheet 1 of 2 ............................................................ 196
Processor Package Drawing Sheet 2 of 2 ........................................................... 197
Processor Top-Side Markings ........................................................................... 199
STS100C Passive/Active Combination Heat Sink (with Removable Fan)................... 201
STS100C Passive/Active Combination Heat Sink (with Fan Removed) ..................... 201
STS100A Active Heat Sink ................................................................................ 202
STS100P 25.5 mm Tall Passive Heat Sink ........................................................... 202
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
8
10-5
10-6
10-7
10-8
10-9
10-10
10-11
10-12
10-13
Boxed Processor Motherboard Keepout Zones (1 of 4) .......................................... 204
Boxed Processor Motherboard Keepout Zones (2 of 4) .......................................... 205
Boxed Processor Motherboard Keepout Zones (3 of 4) .......................................... 206
Boxed Processor Motherboard Keepout Zones (4 of 4) .......................................... 207
Boxed Processor Heat Sink Volumetric (1 of 2) .................................................... 208
Boxed Processor Heat Sink Volumetric (2 of 2) .................................................... 209
4-Pin Fan Cable Connector (For Active Heat Sink) ................................................ 210
4-Pin Base Baseboard Fan Header (For Active Heat Sink)...................................... 211
Fan Cable Connector Pin Out For 4-Pin Active Thermal Solution ............................. 213
Tables
1-1
1-2
1-3
2-1
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
2-10
2-11
2-12
2-13
2-14
2-15
2-16
2-17
2-18
2-19
2-20
2-21
2-22
2-23
2-24
4-1
4-2
4-3
4-4
4-5
4-6
4-7
4-8
4-9
4-10
4-11
5-1
Code Name to Product Family Name .................................................................... 13
Volume Structure and Scope............................................................................... 13
Related Documents and Specifications.................................................................. 22
Summary of Processor-specific PECI Commands .................................................... 29
Minor Revision Number Meaning.......................................................................... 32
GetTemp() Response Definition ........................................................................... 34
RdPkgConfig() Response Definition ...................................................................... 35
WrPkgConfig() Response Definition ...................................................................... 37
RdPkgConfig() & WrPkgConfig() DRAM Thermal and Power Optimization
Services Summary ............................................................................................ 38
Channel & DIMM Index Decoding......................................................................... 40
RdPkgConfig() & WrPkgConfig() CPU Thermal and Power Optimization
Services Summary ............................................................................................ 45
Power Control Register Unit Calculations............................................................... 50
RdIAMSR() Response Definition........................................................................... 61
RdIAMSR() Services Summary ............................................................................ 62
RdPCIConfig() Response Definition ...................................................................... 64
RdPCIConfigLocal() Response Definition ............................................................... 66
WrPCIConfigLocal() Response Definition ............................................................... 67
WrPCIConfigLocal() Memory Controller and IIO Device/Function Support .................. 68
PECI Client Response During Power-Up ................................................................ 69
SOCKET ID Strapping ........................................................................................ 70
Power Impact of PECI Commands vs. C-states ...................................................... 70
Domain ID Definition ......................................................................................... 73
Multi-Domain Command Code Reference .............................................................. 73
Completion Code Pass/Fail Mask.......................................................................... 74
Device Specific Completion Code (CC) Definition.................................................... 74
Originator Response Guidelines ........................................................................... 75
Error Codes and Descriptions .............................................................................. 76
System States .................................................................................................. 85
Package C-State Support.................................................................................... 85
Core C-State Support......................................................................................... 86
System Memory Power States ............................................................................. 86
DMI2/PCI Express* Link States ........................................................................... 87
Intel® QPI States.............................................................................................. 87
G, S and C State Combinations ........................................................................... 87
P_LVLx to MWAIT Conversion.............................................................................. 90
Coordination of Core Power States at the Package Level ......................................... 92
Package C-State Power Specifications .................................................................. 95
Pmax Specifications Table .................................................................................. 95
Case Temperature Thermal Specifications........................................................... 101
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
9
5-2
5-3
5-4
6-1
6-2
6-3
6-4
6-5
6-6
6-7
6-8
6-9
6-10
6-11
6-12
6-13
6-14
6-15
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
7-12
7-13
7-14
7-15
7-16
7-17
7-18
7-19
7-20
7-21
7-22
7-23
7-24
8-1
8-2
9-1
9-2
9-3
10-1
10-2
10-3
10-4
Digital Thermal Sensor Specification Summary .................................................... 103
Embedded Case Temperature Thermal Specifications ........................................... 105
Embedded DTS Thermal Specifications ............................................................... 106
Memory Channel DDR1, DDR2, DDR3................................................................. 115
Memory Channel Miscellaneous ......................................................................... 116
PCI Express* Port 1 Signals .............................................................................. 116
PCI Express* Port 3 Signals .............................................................................. 116
PCI Express* Miscellaneous Signals ................................................................... 117
DMI2 and PCI Express Port 0 Signals ................................................................. 117
Intel QPI Port Signals....................................................................................... 118
Intel QPI Miscellaneous Signals ......................................................................... 118
PECI Signals ................................................................................................... 118
System Reference Clock (BCLK) Signals ............................................................. 118
JTAG and TAP Signals ...................................................................................... 119
SVID Signals .................................................................................................. 119
Processor Asynchronous Sideband Signals .......................................................... 119
Miscellaneous Signals ...................................................................................... 122
Power and Ground Signals ................................................................................ 123
Power and Ground Lands.................................................................................. 127
SVID Address Usage ........................................................................................ 130
VR12.0 Reference Code Voltage Identification (VID) Table .................................... 130
Signal Description Buffer Types ......................................................................... 132
Signal Groups ................................................................................................. 132
Signals with On-Die Termination ....................................................................... 135
Power-On Configuration Option Lands ................................................................ 135
Fault Resilient Booting (Output Tri-State) Signals ................................................ 136
Processor Absolute Minimum and Maximum Ratings ............................................. 137
Storage Condition Ratings ................................................................................ 138
Voltage Specification........................................................................................ 139
Processor Supply Current Specifications ............................................................. 140
Processor VCC Static and Transient Tolerance ..................................................... 140
VCC Overshoot Specifications............................................................................ 143
DDR3 and DDR3L Signal DC Specifications.......................................................... 144
PECI DC Specifications ..................................................................................... 146
System Reference Clock (BCLK{0/1}) DC Specifications ....................................... 146
SMBus DC Specifications .................................................................................. 147
JTAG and TAP Signals DC Specifications ............................................................. 147
Serial VID Interface (SVID) DC Specifications...................................................... 147
Processor Asynchronous Sideband DC Specifications ............................................ 148
Miscellaneous Signals DC Specifications.............................................................. 148
Processor I/O Overshoot/Undershoot Specifications ............................................. 154
Processor Sideband Signal Group Overshoot/Undershoot Tolerance ........................ 155
Land Name..................................................................................................... 157
Land Number.................................................................................................. 175
Processor Loading Specifications ....................................................................... 198
Package Handling Guidelines............................................................................. 198
Processor Materials.......................................................................................... 199
PWM Fan Frequency Specifications For 4-Pin Active Thermal Solution ..................... 212
PWM Fan Characteristics for Active Thermal Solution............................................ 212
PWM Fan Connector Pin and Wire Description ...................................................... 213
Processor Thermal Solution Boundary Conditions ................................................. 214
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
10
Revision History
Revision
Number
Description
Revision Date
001
Initial Release
January 2014
002
Added Protected Processor Inventory Number (PPIN)
January 2014
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
11
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
12
Overview
1
Overview
1.1
Introduction
Datasheet - Volume One provides DC specifications, land and signal definitions, and an
overview of additional processor feature interfaces.
This document is intended to be distributed as a part of a document set. The structure
and scope of the volumes are provided in Table 1-2.
Table 1-1.
Code Name to Product Family Name
Code Name
IVB-EN
Product Family
Intel® Xeon® processor E5-2400 v2 product family
The Intel® Xeon® processor E5-2400 v2 product family is the next generation of 64bit, multi-core enterprise processors built on 22-nanometer process technology.
Throughout this document, the Intel® Xeon® processor E5-2400 v2 product family
may be referred to as simply the processor. Based on the low-power/high performance
processor microarchitecture, the processor is designed for a two-chip platform as
opposed to the traditional three-chip platforms (processor, MCH, and ICH). The twochip platform consists of a processor and the Platform Controller Hub (PCH) and
enables higher performance, easier validation, and improved x-y footprint.
The Intel® Xeon® processor E5-2400 v2 product family is designed for server,
embedded and storage applications.
This processor features one Intel® QuickPath Interconnect point-to-point link capable
of up to 8.0 GT/s, up to 24 lanes of PCI Express* 3.0 links capable of 8.0 GT/s, and 4
lanes of DMI2/PCI Express* 2.0 interface with a peak transfer rate of 5.0 GT/s. The
processor supports up to 46 bits of physical address space and 48-bit of virtual address
space.
Included in this family of processors is an integrated memory controller (IMC) and
integrated I/O (IIO) (such as PCI Express* and DMI2) on a single silicon die. This single
die solution is known as a monolithic processor.
Table 1-2.
Volume Structure and Scope (Sheet 1 of 2)
Volume 1: Electrical, Mechanical and Thermal Specification
•
Overview
•
Interfaces
•
Technologies
•
Power Management
•
Thermal Management Specifications
•
Signal Descriptions
•
Electrical Specifications
•
Processor Land Listing
•
Package Mechanical Specifications
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
13
Overview
Table 1-2.
Volume Structure and Scope (Sheet 2 of 2)
•
Boxed Processor Specifications
Volume 2: Register Information
•
Configuration Process and Registers
•
Processor Integrated I/O (IIO) Configuration Registers
•
Processor Uncore Configuration Registers
Figure 1-1.
Processor Two-Socket Platform
1.1.1
Processor Feature Details
• Up to 10 execution cores
• Each core supports two threads (Intel® Hyper-Threading Technology), up to 20
threads per socket
• 46-bit physical addressing and 48-bit virtual addressing
• 1 GB large page support for server applications
• A 32-KB instruction and 32-KB data first-level cache (L1) for each core
• A 256-KB shared instruction/data mid-level (L2) cache for each core
• Up to 25 MB last level cache (LLC): up to 2.5 MB per core instruction/data last level
cache (LLC), shared among all cores
• Protected Processor Inventory Number (PPIN): A solution for inventory
management available on Intel Xeon processor E5 product families for use in server
platforms.
1.1.2
Supported Technologies
• Intel® Virtualization Technology (Intel® VT)
• Intel® Virtualization Technology for Directed I/O (Intel® VT-d)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
14
Overview
• Intel® Virtualization Technology Processor Extensions
• Intel® Trusted Execution Technology (Intel® TXT)
• Intel® 64 Architecture
• Intel® Streaming SIMD Extensions 4.1 (Intel® SSE4.1)
• Intel® Streaming SIMD Extensions 4.2 (Intel® SSE4.2)
• Intel® Advanced Vector Extensions (Intel® AVX)
• Intel® Hyper-Threading Technology
• Execute Disable Bit
• Intel® Turbo Boost Technology
• Intel® Intelligent Power Technology
• Enhanced Intel SpeedStep® Technology
• Intel® Dynamic Power Technology (Memory Power Management)
1.2
Interfaces
1.2.1
System Memory Support
• Processor supports three DDR3 channels
• Unbuffered DDR3 and registered DDR3 DIMMs
• LR DIMM (Load Reduced DIMM) for buffered memory solutions demanding higher
capacity memory subsystems
• Independent channel mode or lockstep mode
• Data burst length of eight cycles for all memory organization modes
• Memory DDR3 data transfer rates of 800, 1066, 1333, and 1600 MT/s
• 64-bit wide channels plus 8-bits of ECC support for each channel
• DDR3 standard I/O Voltage of 1.5 V and DDR3 Low Voltage of 1.35 V
• 1-Gb, 2-Gb, 4-Gb DDR3 DRAM technologies supported for these devices:
— UDIMMs x8, x16
— RDIMMs x4, x8
— LRDIMM x4, x8 (2-Gb and 4-Gb only)
• Up to 8 ranks supported per memory channel, 1, 2 or 4 ranks per DIMM
• Open with adaptive idle page close timer or closed page policy
• Per channel memory test and initialization engine can initialize DRAM to all logical
zeros with valid ECC (with or without data scrambler) or a predefined test pattern
• Minimum memory configuration: independent channel support with 1 DIMM
populated
• Integrated dual SMBus master controllers
• Command launch modes of 1n/2n
• RAS Support (including and not limited to):
— Rank Level Sparing and Device Tagging
— Demand and Patrol Scrubbing
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
15
Overview
— DRAM Single Device Data Correction (SDDC) for any single x4 or x8 DRAM
device failure. Independent channel mode supports x4 SDDC. x8 SDDC
requires lockstep mode
— Lockstep mode where channels 2 & 3 are operated in lockstep mode
— Data scrambling with address to ease detection of write errors to an incorrect
address.
— Error reporting via Machine Check Architecture
— Read Retry during CRC error handling checks by iMC
— Channel mirroring within a socket
— See Intel® Xeon® Processor E5 v2 Product Family Datasheet, Volume Two:
Registers for complete list of RAS features.
• Improved Thermal Throttling with dynamic Closed Loop Thermal Throttling (CLTT)
• Memory thermal monitoring support for DIMM temperature via two memory
signals, MEM_HOT_C{1/23}_N
1.2.2
PCI Express*
• The PCI Express* port(s) are fully-compliant to the PCI Express* Base
Specification, Revision 3.0 (PCIe 3.0)
• Support for PCI Express* 3.0 (8.0 GT/s), 2.0 (5.0 GT/s), and 1.0 (2.5 GT/s)
• Up to 24 lanes of PCI Express* interconnect for general purpose PCI Express*
devices at PCIe* 3.0 speeds that are configurable for up to 6 x4 independent ports
• 4 lanes of PCI Express* at PCIe* 2.0 speeds when not using DMI2 port (Port 0),
also can be downgraded to x2 or x1
• Negotiating down to narrower widths is supported, see Figure 1-2:
— x16 port (Port 3) may negotiate down to x8, x4, x2, or x1.
— x8 port (Port 1) may negotiate down to x4, x2, or x1.
— x4 port (Port 0) may negotiate down to x2, or x1.
— When negotiating down to narrower widths, there are caveats as to how lane
reversal is supported.
• Non-Transparent Bridge (NTB) is supported by PCIe Port3a/IOU1. For more details
on NTB mode operation refer to PCI Express Base Specification - Revision 3.0:
— x4 or x8widths and at PCIe* 1.0, 2.0, 3.0 speeds
— Two usage models; NTB attached to a Root Port or NTB attached to another
NTB
— Supports three 64-bit BARs
— Supports posted writes and non-posted memory read transactions across the
NTB
— Supports INTx, MSI and MSI-X mechanisms for interrupts on both side of NTB
in upstream direction only
• Address Translation Services (ATS) 1.0 support
• Hierarchical PCI-compliant configuration mechanism for downstream devices.
• Traditional PCI style traffic (asynchronous snooped, PCI ordering).
• PCI Express* extended configuration space. The first 256 bytes of configuration
space aliases directly to the PCI compatibility configuration space. The remaining
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
16
Overview
portion of the fixed 4-KB block of memory-mapped space above that (starting at
100h) is known as extended configuration space.
• PCI Express* Enhanced Access Mechanism. Accessing the device configuration
space in a flat memory mapped fashion.
• Automatic discovery, negotiation, and training of link out of reset.
• Supports receiving and decoding 64 bits of address from PCI Express*.
— Memory transactions received from PCI Express* that go above the top of
physical address space (when Intel VT-d is enabled, the check would be against
the translated HPA (Host Physical Address) address) are reported as errors by
the processor.
— Outbound access to PCI Express* will always have address bits 63 to 46
cleared.
• Re-issues Configuration cycles that have been previously completed with the
Configuration Retry status.
• Power Management Event (PME) functions.
• Message Signaled Interrupt (MSI and MSI-X) messages
• Degraded Mode support and Lane Reversal support
• Static lane numbering reversal and polarity inversion support
Figure 1-2.
PCI Express* Lane Partitioning and Direct Media Interface Gen 2 (DMI2)
P o rt 1
( IO U 2 )
P C Ie
P o rt 0
D M I / P C Ie
T r a n s a c t io n
T r a n s a c t io n
L in k
P h y s ic a l
P o rt 3
( IO U 1 )
P C Ie
T r a n s a c t io n
L in k
L in k
P h y s ic a l
P h y s ic a l
0… 3
0… 3
4… 7
0… 3
4… 7
8… 11
1 2 ..1 5
X 4
X 4
X 4
X 4
X 4
X 4
X 4
D M I
P o rt 1 a
P o rt 1 b
P o rt 3 a
P o rt 3 b
P o rt 3 c
P o rt 3 d
X 8
X 8
X 8
P o rt 1 a
P o rt 3 a
P o rt 3 c
X 16
P o rt 3 a
1.2.3
Direct Media Interface Gen 2 (DMI2)
• Chip-to-chip interface to the Intel® C600 Chipset
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
17
Overview
• Supports only x4 link width when in DMI2 mode
• Operates at PCI Express* 1.0 or 2.0 speeds
• Transparent to software
• Processor and peer-to-peer writes and reads with 64-bit address support
• APIC and Message Signaled Interrupt (MSI) support. Will send Intel-defined “End of
Interrupt” broadcast message when initiated by the processor.
• Downstream System Management Interrupt (SMI), SCI, and SERR error indication
• Static lane numbering reversal support
• Supports DMI2 virtual channels VC0, VC1, VCm, and VCp
1.2.4
Intel® QuickPath Interconnect (Intel® QPI)
• Compliant with Intel QuickPath Interconnect v1.1 standard packet formats
• Implements a full width Intel QuickPath Interconnect port
• Full width port includes 20 data lanes and 1 clock lane
• 64 byte cache-lines
• Isochronous access support for Quality of Service (QoS), native 2-socket platforms
only
• Home snoop based coherency
• 4-bit Node ID
• 46-bit physical addressing support
• No Intel QuickPath Interconnect bifurcation support
• Differential signaling
• Forwarded clocking
• Up to 8.0 GT/s data rate (up to 16 GB/s direction peak bandwidth per port)
— All ports run at same operational frequency
— Reference Clock is 100 MHz
— Slow boot speed initialization at 50 MT/s
• Common reference clocking (same clock generator for both sender and receiver)
• Intel® Interconnect Built-In-Self-Test (Intel® IBIST) for high-speed testability
• Polarity Inversion and Lane reversal (Rx side only)
1.2.5
Platform Environment Control Interface (PECI)
The PECI is a one-wire interface that provides a communication channel between a
PECI client (the processor) and a PECI master (the PCH). The PECI interface is based
on revision 3.0 of the RS - Platform Environment Control Interface (PECI) Specification.
Refer to Section 2.5, “Platform Environment Control Interface (PECI)” for additional
details on PECI services available in the processor.
• Supports operation at up to 2 Mbps data transfers
• Link layer improvements to support additional services and higher efficiency over
PECI 2.0 generation
• Services include CPU thermal and estimated power information, control functions
for power limiting, P-state and T-state control, and access for Machine Check
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
18
Overview
Architecture registers and PCI configuration space (both within the processor
package and downstream devices)
• PECI address determined by SOCKET_ID configuration
• Single domain (Domain 0) is supported
1.3
Power Management Support
1.3.1
Processor Package and Core States
• ACPI C-states as implemented by the following processor C-states:
— Package: PC0, PC1/PC1E, PC2, PC3, PC6 (Package C7 is not supported)
— Core: CC0, CC1, CC1E, CC3, CC6 (Processor Core C7 is not supported)
• Enhanced Intel SpeedStep® Technology
1.3.2
System States Support
• S0, S1, S3, S4, S5
1.3.3
Memory Controller
• Multiple CKE power down modes
• Multiple self-refresh modes
• Memory thermal monitoring via MEM_HOT_C1_N and MEM_HOT_C23_N Signals
1.3.4
PCI Express*
• L0s is not supported
• L1 ASPM power management capability
1.3.5
Intel® QPI
• L0s is not supported
• L0p and L1 power management capabilities
1.4
Thermal Management Support
• Digital Thermal Sensor with multiple on-die temperature zones
• Adaptive Thermal Monitor
• THERMTRIP_N and PROCHOT_N signal support
• On-Demand mode clock modulation
• Open and Closed Loop Thermal Throttling (OLTT/CLTT) support for system memory
in addition to Hybrid OLTT/CLTT mode
• Fan speed control with DTS
• Two integrated SMBus masters for accessing thermal data from DIMMs
• New Memory Thermal Throttling features via MEM_HOT_C{1/23}_N signals
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
19
Overview
• Running Average Power Limit (RAPL), Processor and DRAM Thermal and Power
Optimization Capabilities
1.5
Package Summary
The Processor socket type is noted as Socket B2. It is a 45 mm x 42.5 mm FCLGA12
package (LGA1356-2).
1.6
Terminology
Term
Description
ASPM
Active State Power Management
BMC
Baseboard Management Controllers
Cbo
Cache and Core Box. It is a term used for internal logic providing ring interface to
LLC and Core.
DDR3
Third generation Double Data Rate SDRAM memory technology that is the
successor to DDR2 SDRAM
DMA
Direct Memory Access
DMI
Direct Media Interface
DMI2
Direct Media Interface Gen 2
DTS
Digital Thermal Sensor
ECC
Error Correction Code
Enhanced Intel
SpeedStep® Technology
Allows the operating system to reduce power consumption when performance is
not needed.
Execute Disable Bit
The Execute Disable bit allows memory to be marked as executable or nonexecutable, when combined with a supporting operating system. If code
attempts to run in non-executable memory the processor raises an error to the
operating system. This feature can prevent some classes of viruses or worms
that exploit buffer overrun vulnerabilities and can thus help improve the overall
security of the system. See the Intel® 64 and IA-32 Architectures Software
Developer's Manuals for more detailed information.
Flit
Flow Control Unit. The Intel QPI Link layer’s unit of transfer; 1 Flit = 80-bits.
Functional Operation
Refers to the normal operating conditions in which all processor specifications,
including DC, AC, system bus, signal quality, mechanical, and thermal, are
satisfied.
IMC
Integrated Memory Controller. System memory controller that is integrated in
the processor die.
IIO
The Integrated I/O Controller. An I/O controller that is integrated in the
processor die.
Intel® ME
Intel® Management Engine (Intel® ME)
Intel® QuickData
Technology
Intel QuickData Technology is a platform solution designed to maximize the
throughput of server data traffic across a broader range of configurations and
server environments to achieve faster, scalable, and more reliable I/O.
Intel® QuickPath
Interconnect (Intel® QPI)
A cache-coherent, link-based Interconnect specification for Intel processors,
chipsets, and I/O bridge components.
Intel® 64 Technology
64-bit memory extensions to the IA-32 architecture. Further details on Intel 64
architecture and programming model can be found at
http://developer.intel.com/technology/intel64/.
Intel® Turbo Boost
Technology
Intel® Turbo Boost Technology is a way to automatically run the processor core
faster than the marked frequency if the part is operating under power,
temperature, and current specifications limits of the Thermal Design Power
(TDP). This results in increased performance of both single and multi-threaded
applications.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
20
Overview
Term
Description
Intel® TXT
Intel® Trusted Execution Technology
Intel® Virtualization
Technology (Intel® VT)
Processor virtualization which when used in conjunction with Virtual Machine
Monitor software enables multiple, robust independent software environments
inside a single platform.
Intel® VT-d
Intel® Virtualization Technology (Intel® VT) for Directed I/O. Intel VT-d is a
hardware assist, under system software (Virtual Machine Manager or OS)
control, for enabling I/O device virtualization. Intel VT-d also brings robust
security by providing protection from errant DMAs by using DMA remapping, a
key feature of Intel VT-d.
Intel® Xeon® processor
E5-2400 v2 product family
Intel 22-nm processor design, follow-on to the 32-nm design Intel® Xeon®
processor E5-2400 product family.
Integrated Heat Spreader
(IHS)
A component of the processor package used to enhance the thermal
performance of the package. Component thermal solutions interface with the
processor at the IHS surface.
Jitter
Any timing variation of a transition edge or edges from the defined Unit Interval
(UI).
IOV
I/O Virtualization
LGA1356 Socket
The 1356-land FCLGA package mates with the system board through this surface
mount, 1356-contact socket.
LLC
Last Level Cache
LRDIMM
Load Reduced Dual In-line Memory Module
NCTF
Non-Critical to Function: NCTF locations are typically redundant ground or noncritical reserved, so the loss of the solder joint continuity at end of life conditions
will not affect the overall product functionality.
NEBS
Network Equipment Building System. NEBS is the most common set of
environmental design guidelines applied to telecommunications equipment in the
United States.
PCH
Platform Controller Hub. The next generation chipset with centralized platform
capabilities including the main I/O interfaces along with display connectivity,
audio features, power management, manageability, security and storage
features.
PCU
Power Control Unit
PCI Express* 3.0
PCI Express* Generation 3.0
The third generation PCI Express* specification that operates at twice the speed
of PCI Express* 2.0 (8 Gb/s). PCI Express* 3.0 is backward compatible with PCI
Express* 1.0 and 2.0.
PCI Express* 2.0
PCI Express* Generation 2.0
PCI Express*
PCI Express* Generation 2.0/3.0
PECI
Platform Environment Control Interface
Phit
Physical Unit. An Intel® QPI terminology defining units of transfer at the physical
layer. 1 Phit is equal to 20 bits in ‘full width mode’ and 10 bits in ‘half width
mode’
Processor
The 64-bit, single-core or multi-core component (package)
Processor Core
The term “processor core” refers to silicon die itself which can contain multiple
execution cores. Each execution core has an instruction cache, data cache, and
256-KB L2 cache. All execution cores share the L3 cache. All DC and AC timing
and signal integrity specifications are measured at the processor die (pads),
unless otherwise noted.
Protected Processor
Inventory Number (PPIN)
A solution for inventory management available on Intel Xeon processor E5
product families for use in server platforms. PPIN defaults to disabled and follows
an 'opt-in' model to enable it. Once PPIN is enabled, a reboot is necessary to
make it available to privileged software, such as the OS or VMM and other ring 0
applications.
RDIMM
Registered Dual In-line Module
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
21
Overview
Term
Description
Rank
A unit of DRAM corresponding four to eight devices in parallel, ignoring ECC.
These devices are usually, but not always, mounted on a single side of a DDR3
DIMM.
SCI
System Control Interrupt. Used in ACPI protocol.
SSE
Intel® Streaming SIMD Extensions (Intel® SSE)
SKU
A processor Stock Keeping Unit (SKU) to be installed in either server or
workstation platforms. Electrical, power and thermal specifications for these
SKU’s are based on specific use condition assumptions. Server processors may
be further categorized as Efficient Performance server, workstation and HPC
SKUs. For further details on use condition assumptions, please refer to the latest
Product Release Qualification (PRQ) Report available via your Customer Quality
Engineer (CQE) contact.
SMBus
System Management Bus. A two-wire interface through which simple system and
power management related devices can communicate with the rest of the
system. It is based on the principals of the operation of the I2C* two-wire serial
bus from Philips Semiconductor.
Storage Conditions
A non-operational state. The processor may be installed in a platform, in a tray,
or loose. Processors may be sealed in packaging or exposed to free air. Under
these conditions, processor landings should not be connected to any supply
voltages, have any I/Os biased or receive any clocks. Upon exposure to “free air”
(i.e., unsealed packaging or a device removed from packaging material) the
processor must be handled in accordance with moisture sensitivity labeling
(MSL) as indicated on the packaging material.
TAC
Thermal Averaging Constant
TDP
Thermal Design Power
TSOD
Thermal Sensor on DIMM
UDIMM
Unbuffered Dual In-line Module
Uncore
The portion of the processor comprising the shared cache, IMC, HA, PCU, UBox,
and Intel QPI link interface.
Unit Interval
Signaling convention that is binary and unidirectional. In this binary signaling,
one bit is sent for every edge of the forwarded clock, whether it be a rising edge
or a falling edge. If a number of edges are collected at instances t1, t2, tn,...., tk
then the UI at instance “n” is defined as:
UI
1.7
n
= t n- t
n
-1
VCC
Processor core power supply
VSS
Processor ground
VCCD
Variable power supply for the processor system memory interface.
x1
Refers to a Link or Port with one Physical Lane
x4
Refers to a Link or Port with four Physical Lanes
x8
Refers to a Link or Port with eight Physical Lanes
x16
Refers to a Link or Port with sixteen Physical Lanes
Related Documents
Refer to the following documents for additional information.
Table 1-3.
Related Documents and Specifications (Sheet 1 of 2)
Document
Document Number/ Location
Intel® Xeon® Processor E5 v2 Product Family Datasheet, Volume
Two: Registers
www.intel.com
Advanced Configuration and Power Interface Specification 3.0
http://www.acpi.info
PCI Local Bus Specification 3.0
http://www.pcisig.com/specifications
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
22
Overview
Table 1-3.
Related Documents and Specifications (Sheet 2 of 2)
Document
Document Number/ Location
PCI Express Base Specification - Revision 2.1 and 1.1
PCI Express Base Specification - Revision 3.0
http://www.pcisig.com
System Management Bus (SMBus) Specification
http://smbus.org/
DDR3 SDRAM Specification
http://www.jedec.org
Low (JESD22-A119) and High (JESD-A103) Temperature Storage Life
Specifications
http://www.jedec.org
Intel® 64 and IA-32 Architectures Software Developer's Manuals
• Volume 1: Basic Architecture
• Volume 2A: Instruction Set Reference, A-M
• Volume 2B: Instruction Set Reference, N-Z
• Volume 3A: System Programming Guide
• Volume 3B: System Programming Guide
Intel® 64 and IA-32 Architectures Optimization Reference Manual
1.8
http://www.intel.com/products/proce
ssor/manuals/index.htm
Intel® Virtualization Technology Specification for Directed I/O
Architecture Specification
http://download.intel.com/technolog
y/computing/vptech/Intel(r)_VT_for_
Direct_IO.pdf
Intel® Trusted Execution Technology Software Development Guide
http://www.intel.com/technology/sec
urity/
National Institute of Standards and Technology NIST SP800-90
http://csrc.nist.gov/publications/Pubs
SPs.html
Statement of Volatility (SOV)
Intel® Xeon® processor E5-2400 v2 product family does not retain any end-user data
when powered down and/or the processor is physically removed from the socket.
1.9
State of Data
The data contained within this document is subject to change. It is the most accurate
information available by the publication date of this document. The information in this
revision of the document is based on final silicon characterization.
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
23
Interfaces
2
Interfaces
This chapter describes the interfaces supported by the processor. For functional
descriptions and additional details of these interfaces see Intel® Xeon® Processor E5
v2 Product Family Datasheet, Volume Two: Registers.
2.1
System Memory Interface
2.1.1
System Memory Technology Support
The Integrated Memory Controller (IMC) supports DDR3 protocols with
threeindependent 64-bit memory channels with 8 bits of ECC for each channel (total of
72-bits) and supports 2 DIMMs per channel. The type of memory supported by the
processor is dependent on the target platform:
• Intel® Xeon® processor E5-2400 v2 product family-based platforms support:
— ECC registered DIMMs: with a maximum of two DIMMs per channel allowing up
to eight device ranks per channel.
— ECC and non-ECC unbuffered DIMMs: with a maximum of two DIMMs per
channel thus allowing up to four device ranks per channel. Support for mixed
non-ECC with ECC un-buffered DIMM configurations.
2.1.2
System Memory Timing Support
The IMC supports the following DDR3 Speed Bin, CAS Write Latency (CWL), and
command signal mode timings on the main memory interface:
• tCL = CAS Latency
• tRCD = Activate Command to READ or WRITE Command delay
• tRP = PRECHARGE Command Period
• CWL = CAS Write Latency
• Command Signal modes = 1n indicates a new command may be issued every clock
and 2n indicates a new command may be issued every 2 clocks. Command launch
mode programming depends on the transfer rate and memory configuration.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
24
Interfaces
2.2
PCI Express* Interface
This section describes the PCI Express* 3.0 interface capabilities of the processor. See
the PCI Express* Base Specification for details of PCI Express* 3.0.
2.2.1
PCI Express* Architecture
Compatibility with the PCI addressing model is maintained to ensure that all existing
applications and drivers operate unchanged. The PCI Express* configuration uses
standard mechanisms as defined in the PCI Plug-and-Play specification.
The PCI Express* architecture is specified in three layers: Transaction Layer, Data Link
Layer, and Physical Layer. The partitioning in the component is not necessarily along
these same boundaries. Refer to Figure 2-1 for the PCI Express* Layering Diagram.
Figure 2-1.
PCI Express* Layering Diagram
Transaction
Transaction
Data Link
Data Link
Physical
Physical
Logical Sub-Block
Logical Sub-Block
Electrical Sub-Block
Electrical Sub-Block
RX
TX
RX
TX
PCI Express* uses packets to communicate information between components. Packets
are formed in the Transaction and Data Link Layers to carry the information from the
transmitting component to the receiving component. As the transmitted packets flow
through the other layers, they are extended with additional information necessary to
handle packets at those layers. At the receiving side, the reverse process occurs and
packets get transformed from their Physical Layer representation to the Data Link
Layer representation and finally (for Transaction Layer Packets) to the form that can be
processed by the Transaction Layer of the receiving device.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
25
Interfaces
Figure 2-2.
Packet Flow through the Layers
Framing
Sequence
Number
Header
Date
ECRC
LCRC
Framing
Transaction Layer
Data Link Layer
Physical Layer
2.2.1.1
Transaction Layer
The upper layer of the PCI Express* architecture is the Transaction Layer. The
Transaction Layer's primary responsibility is the assembly and disassembly of
Transaction Layer Packets (TLPs). TLPs are used to communicate transactions, such as
read and write, as well as certain types of events. The Transaction Layer also manages
flow control of TLPs.
2.2.1.2
Data Link Layer
The middle layer in the PCI Express* stack, the Data Link Layer, serves as an
intermediate stage between the Transaction Layer and the Physical Layer.
Responsibilities of Data Link Layer include link management, error detection, and error
correction.
The transmission side of the Data Link Layer accepts TLPs assembled by the
Transaction Layer, calculates and applies data protection code and TLP sequence
number, and submits them to Physical Layer for transmission across the Link. The
receiving Data Link Layer is responsible for checking the integrity of received TLPs and
for submitting them to the Transaction Layer for further processing. On detection of TLP
error(s), this layer is responsible for requesting retransmission of TLPs until information
is correctly received, or the Link is determined to have failed. The Data Link Layer also
generates and consumes packets which are used for Link management functions.
2.2.1.3
Physical Layer
The Physical Layer includes all circuitry for interface operation, including driver and
input buffers, parallel-to-serial and serial-to-parallel conversion, PLL(s), and impedance
matching circuitry. It also includes logical functions related to interface initialization and
maintenance. The Physical Layer exchanges data with the Data Link Layer in an
implementation-specific format, and is responsible for converting this to an appropriate
serialized format and transmitting it across the PCI Express* Link at a frequency and
width compatible with the remote device.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
26
Interfaces
2.2.2
PCI Express* Configuration Mechanism
The PCI Express* link is mapped through a PCI-to-PCI bridge structure.
PCI Express* extends the configuration space to 4096 bytes per-device/function, as
compared to 256 bytes allowed by the Conventional PCI Specification. PCI Express*
configuration space is divided into a PCI-compatible region (which consists of the first
256 bytes of a logical device's configuration space) and an extended PCI Express*
region (which consists of the remaining configuration space). The PCI-compatible
region can be accessed using either the mechanisms defined in the PCI specification or
using the enhanced PCI Express* configuration access mechanism described in the PCI
Express* Enhanced Configuration Mechanism section.
The PCI Express* Host Bridge is required to translate the memory-mapped PCI
Express* configuration space accesses from the host processor to PCI Express*
configuration cycles. To maintain compatibility with PCI configuration addressing
mechanisms, it is recommended that system software access the enhanced
configuration space using 32-bit operations (32-bit aligned) only.
See the PCI Express* Base Specification for details of both the PCI-compatible and PCI
Express* Enhanced configuration mechanisms and transaction rules.
2.3
DMI2/PCI Express* Interface
Direct Media Interface 2 (DMI2) connects the processor to the Platform Controller Hub
(PCH). DMI2 is similar to a four-lane PCI Express* supporting a speed of 5 GT/s per
lane. This interface can be configured at power-on to serve as a x4 PCI Express* link
based on the setting of the SOCKET_ID[1:0] and FRMAGENT signal for processors not
connected to a PCH. Refer to the Intel® Xeon® Processor E5 v2 Product Family
Datasheet, Volume Two: Registers for additional details.
Note:
Only DMI2 x4 configuration is supported.
2.3.1
DMI2 Error Flow
DMI2 can only generate SERR in response to errors, never SCI, SMI, MSI, PCI INT, or
GPE. Any DMI2 related SERR activity is associated with Device 0.
2.3.2
Processor/PCH Compatibility Assumptions
The processor is compatible with the PCH and is not compatible with any previous MCH
or ICH products.
2.3.3
DMI2 Link Down
The DMI2 link going down is a fatal, unrecoverable error. If the DMI2 data link goes to
data link down, after the link was up, then the DMI2 link hangs the system by not
allowing the link to retrain to prevent data corruption. This is controlled by the PCH.
Downstream transactions that had been successfully transmitted across the link prior
to the link going down may be processed as normal. No completions from downstream,
non-posted transactions are returned upstream over the DMI2 link after a link down
event.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
27
Interfaces
2.4
Intel® QuickPath Interconnect (Intel® QPI)
The Intel® QuickPath Interconnect is a high speed, packetized, point-to-point
interconnect used in the processor. The narrow high-speed links stitch together
processors in distributed shared memory and integrated I/O platform architecture. It
offers much higher bandwidth with low latency. The Intel® QuickPath Interconnect has
an efficient architecture allowing more interconnect performance to be achieved in real
systems. It has a snoop protocol optimized for low latency and high scalability, as well
as packet and lane structures enabling quick completions of transactions. Reliability,
availability, and serviceability features (RAS) are built into the architecture.
The physical connectivity of each interconnect link is made up of twenty differential
signal pairs plus a differential forwarded clock. Each port supports a link pair consisting
of two uni-directional links to complete the connection between two components. This
supports traffic in both directions simultaneously. To facilitate flexibility and longevity,
the interconnect is defined as having five layers: Physical, Link, Routing, Transport, and
Protocol.
• The Physical layer consists of the actual wires carrying the signals, as well as
circuitry and logic to support ancillary features required in the transmission and
receipt of the 1s and 0s. The unit of transfer at the Physical layer is 20-bits, which
is called a Phit (for Physical unit).
• The Link layer is responsible for reliable transmission and flow control. The Link
layer’s unit of transfer is 80-bits, which is called a Flit (for Flow control unit).
• The Routing layer provides the framework for directing packets through the
fabric.
• The Transport layer is an architecturally defined layer (not implemented in the
initial products) providing advanced routing capability for reliable end-to-end
transmission.
• The Protocol layer is the high-level set of rules for exchanging packets of data
between devices. A packet is comprised of an integral number of Flits.
The Intel® QuickPath Interconnect includes a cache coherency protocol to keep the
distributed memory and caching structures coherent during system operation. It
supports both low-latency source snooping and a scalable home snoop behavior. The
coherency protocol provides for direct cache-to-cache transfers for optimal latency.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
28
2.5
Platform Environment Control Interface (PECI)
The Platform Environment Control Interface (PECI) uses a single wire for self-clocking
and data transfer. The bus requires no additional control lines. The physical layer is a
self-clocked one-wire bus that begins each bit with a driven, rising edge from an idle
level near zero volts. The duration of the signal driven high depends on whether the bit
value is a logic ‘0’ or logic ‘1’. PECI also includes variable data transfer rate established
with every message. In this way, it is highly flexible even though underlying logic is
simple.
The interface design was optimized for interfacing to Intel processor and chipset
components in both single processor and multiple processor environments. The single
wire interface provides low board routing overhead for the multiple load connections in
the congested routing area near the processor and chipset components. Bus speed,
error checking, and low protocol overhead provides adequate link bandwidth and
reliability to transfer critical device operating conditions and configuration information.
The PECI bus offers:
• A wide speed range from 2 Kbps to 2 Mbps
• CRC check byte used to efficiently and atomically confirm accurate data delivery
• Synchronization at the beginning of every message minimizes device timing
accuracy requirements
Generic PECI specification details are out of the scope of this document and instead can
be found in the RS - Platform Environment Control Interface (PECI) Specification, Rev
3.0. What follows is a processor-specific PECI client definition, and is largely an
addendum to the PECI Network Layer and Design Recommendations sections for the
PECI specification.
Note:
The PECI commands described in this document apply primarily to the Intel® Xeon®
processor E5-2400 v2 product family. The processors utilizes the capabilities described
in this document to indicate support for three memory channels. Refer to Table 2-1 for
the list of PECI commands supported by the processors.
Table 2-1.
Summary of Processor-specific PECI Commands
2.5.1
Command
Supported on the Processor
Ping()
Yes
GetDIB()
Yes
GetTemp()
Yes
RdPkgConfig()
Yes
WrPkgConfig()
Yes
RdIAMSR()
Yes
WrIAMSR()
No
RdPCIConfig()
Yes
WrPCIConfig()
No
RdPCIConfigLocal()
Yes
WrPCIConfigLocal()
Yes
PECI Client Capabilities
The processor PECI client is designed to support the following sideband functions:
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
29
• Processor and DRAM thermal management
• Platform manageability functions including thermal, power, and error monitoring
— The platform ‘power’ management includes monitoring and control for both the
processor and DRAM subsystem to assist with data center power limiting.
2.5.1.1
Thermal Management
Processor fan speed control is managed by comparing Digital Thermal Sensor (DTS)
thermal readings acquired via PECI against the processor-specific fan speed control
reference point, or TCONTROL. Both TCONTROL and DTS thermal readings are accessible
via the processor PECI client. These variables are referenced to a common
temperature, the TCC activation point, and are both defined as negative offsets from
that reference.
PECI-based access to the processor package configuration space provides a means for
Baseboard Management Controllers (BMCs) or other platform management devices to
actively manage the processor and memory power and thermal features. Details on the
list of available power and thermal optimization services can be found in
Section 2.5.2.6.
2.5.1.2
Platform Manageability
PECI allows read access to certain error registers in the processor MSR space and
status monitoring registers in the PCI configuration space within the processor and
downstream devices. Details are covered in subsequent sections.
PECI permits writes to certain Memory Controller RAS-related registers in the processor
PCI configuration space. Details are covered in Section 2.5.2.10.
2.5.2
Client Command Suite
PECI command requires at least one frame check sequence (FCS) byte to ensure
reliable data exchange between originator and client. The PECI message protocol
defines two FCS bytes that are returned by the client to the message originator. The
first FCS byte covers the client address byte, the Read and Write Length bytes, and all
bytes in the write data block. The second FCS byte covers the read response data
returned by the PECI client. The FCS byte is the result of a cyclic redundancy check
(CRC) of each data block. More details can be found in the RS - Platform Environment
Control Interface (PECI) Specification, Rev 3.0.
2.5.2.1
Ping()
Ping() is a required message for all PECI devices. This message is used to enumerate
devices or determine if a device has been removed, been powered-off, etc. A Ping()
sent to a device address always returns a non-zero Write FCS if the device at the
targeted address is able to respond.
2.5.2.1.1
Command Format
The Ping() format is as follows:
Write Length: 0x00
Read Length: 0x00
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
30
Figure 2-3.
Ping()
Byte #
Byte
Definition
0
1
2
3
Client Address
Write Length
0x00
Read Length
0x00
FCS
An example Ping() command to PECI device address 0x30 is shown below.
Figure 2-4.
Ping() Example
Byte #
Byte
Definition
2.5.2.2
0
1
2
3
0x30
0x00
0x00
0xe1
GetDIB()
The processor PECI client implementation of GetDIB() includes an 8-byte response and
provides information regarding client revision number and the number of supported
domains. All processor PECI clients support the GetDIB() command.
2.5.2.2.1
Command Format
The GetDIB() format is as follows:
Write Length: 0x01
Read Length: 0x08
Command: 0xf7
Figure 2-5.
GetDIB()
Byte #
Byte
Definition
0
1
2
3
4
Client Address
Write Length
0x01
Read Length
0x08
Cmd Code
0xf7
FCS
5
6
7
8
9
Device Info
Revision
Number
Reserved
Reserved
Reserved
10
11
12
13
Reserved
Reserved
Reserved
FCS
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
31
2.5.2.2.2
Device Info
The Device Info byte gives details regarding the PECI client configuration. At a
minimum, all clients supporting GetDIB will return the number of domains inside the
package via this field. With any client, at least one domain (Domain 0) must exist.
Therefore, the Number of Domains reported is defined as the number of domains in
addition to Domain 0. For example, if bit 2 of the Device Info byte returns a ‘1’, that
would indicate that the PECI client supports two domains.
Figure 2-6.
Device Info Field Definition
Byte# 5
7 6 5 4 3 2 1 0
Reserved
# of Domains
Reserved
2.5.2.2.3
Revision Number
All clients that support the GetDIB command also support Revision Number reporting.
The revision number may be used by a host or originator to manage different command
suites or response codes from the client. Revision Number is always reported in the
second byte of the GetDIB() response. The ‘Major Revision’ number in Figure 2-7
always maps to the revision number of the PECI specification that the PECI client
processor is designed to. The ‘Minor Revision’ number value depends on the exact
command suite supported by the PECI client as defined in Table 2-2.
Figure 2-7.
Revision Number Definition
Byte# 6
7
4
3
0
Major Revision#
Minor Revision#
Table 2-2.
Minor Revision Number Meaning
Minor Revision
Supported Command Suite
0
Ping(), GetDIB(), GetTemp()
1
Ping(), GetDIB(), GetTemp(), WrPkgConfig(), RdPkgConfig()
2
Ping(), GetDIB(), GetTemp(), WrPkgConfig(), RdPkgConfig(), RdIAMSR()
3
Ping(), GetDIB(), GetTemp(), WrPkgConfig(), RdPkgConfig(), RdIAMSR(),
RdPCIConfigLocal(), WrPCIConfigLocal()
4
Ping(), GetDIB(), GetTemp(), WrPkgConfig(), RdPkgConfig(), RdIAMSR(),
RdPCIConfigLocal(), WrPCIConfigLocal(), RdPCIConfig()
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
32
Table 2-2.
Minor Revision Number Meaning
Minor Revision
Supported Command Suite
5
Ping(), GetDIB(), GetTemp(), WrPkgConfig(), RdPkgConfig(), RdIAMSR(),
RdPCIConfigLocal(), WrPCIConfigLocal(), RdPCIConfig(), WrPCIConfig()
6
Ping(), GetDIB(), GetTemp(), WrPkgConfig(), RdPkgConfig(), RdIAMSR(),
RdPCIConfigLocal(), WrPCIConfigLocal(), RdPCIConfig(), WrPCIConfig(), WrIAMSR()
For the processor PECI client that is designed to meet the RS - Platform Environment
Control Interface (PECI) Specification, Rev 3.0, the Revision Number it returns will be
‘0011 0100b’.
2.5.2.3
GetTemp()
The GetTemp() command is used to retrieve the die temperature from a target PECI
address. The temperature is used by the external thermal management system to
regulate the temperature on the die. The data is returned as a negative value
representing the number of degrees Celsius below the processor DTS temperature
(TProchot) at which PROCHOT_N asserts. The PECI temperature value of zero
corresponds to TProchot. This also represents the minimum temperature at which the
processor Thermal Control Circuit activates. The actual value that the thermal
management system uses as a control set point (TCONTROL) is also defined as a
negative number below TProchot. TCONTROL may be extracted from the processor by
issuing a PECI RdPkgConfig() command as described in Section 2.5.2.4 or using a
RDMSR instruction. TCONTROL application to fan speed control management is defined in
the Intel® Xeon® Processor E5-2400 v2 Product Family Thermal/Mechanical Design
Guide (TMDG).
Please refer to Section 2.5.7 for details regarding PECI temperature data
formatting.
2.5.2.3.1
Command Format
The GetTemp() format is as follows:
Write Length: 0x01
Read Length: 0x02
Command: 0x01
Description: Returns the highest die temperature for addressed processor PECI client.
Figure 2-8.
GetTemp()
Byte #
Byte
Definition
0
1
2
3
Client Address
Write Length
0x01
Read Length
0x02
Cmd Code
0x01
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
4
5
6
7
FCS
Temp[7:0]
Temp[15:8]
FCS
33
Example bus transaction for a thermal sensor device located at address 0x30 returning
a value of negative 10 counts is show in Figure 2-9.
Figure 2-9.
GetTemp() Example
Byte #
Byte
Definition
2.5.2.3.2
0
1
2
3
0x30
0x01
0x02
0x01
4
5
6
7
0xef
0x80
0xfd
0x4b
Supported Responses
The typical client response is a passing FCS and valid thermal data. Under some
conditions, the client’s response will indicate a failure. GetTemp() response definitions
are listed in Table 2-3. Refer to Section 2.5.7.4 for more details on sensor errors.
Table 2-3.
GetTemp() Response Definition
Response
General Sensor Error (GSE)1
Meaning
Thermal scan did not complete in time. Retry is appropriate.
Bad Write FCS
Electrical error
Abort FCS
Illegal command formatting (mismatched RL/WL/Command Code)
0x00001
Processor is running at its maximum temperature or is currently being reset.
All other data
Valid temperature reading, reported as a negative offset from TProchot.
Notes:
1.
This response will be reflected in Bytes 5 & 6 in Figure 2-9.
2.5.2.4
RdPkgConfig()
The RdPkgConfig() command provides read access to the package configuration space
(PCS) within the processor, including various power and thermal management
functions. Typical PCS read services supported by the processor may include access to
temperature data, energy status, run time information, DIMM temperatures and so on.
Refer to Section 2.5.2.6 for more details on processor-specific services supported
through this command.
2.5.2.4.1
Command Format
The RdPkgConfig() format is as follows:
Write Length: 0x05
Read Length: 0x05 (dword)
Command: 0xa1
Description: Returns the data maintained in the processor package configuration
space for the PCS entry as specified by the ‘index’ and ‘parameter’ fields. The ‘index’
field contains the encoding for the requested service and is used in conjunction with the
‘parameter’ field to specify the exact data being requested. The Read Length dictates
the desired data return size. This command supports only dword responses on the
processor PECI clients. All command responses are prepended with a completion code
that contains additional pass/fail status information. Refer to Section 2.5.5.2 for details
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
34
regarding completion codes.
Figure 2-10. RdPkgConfig()
Note:
The 2-byte parameter field and 4-byte read data field defined in Figure 2-10 are sent in standard PECI ordering with LSB
first and MSB last.
2.5.2.4.2
Supported Responses
The typical client response is a passing FCS, a passing Completion Code and valid data.
Under some conditions, the client’s response will indicate a failure.
Table 2-4.
RdPkgConfig() Response Definition
Response
Bad Write FCS
2.5.2.5
Meaning
Electrical error
Abort FCS
Illegal command formatting (mismatched RL/WL/Command Code)
CC: 0x40
Command passed, data is valid.
CC: 0x80
Response timeout. The processor is not able to generate the required response in a timely
fashion. Retry is appropriate.
CC: 0x81
Response timeout. The processor is not able to allocate resources for servicing this
command at this time. Retry is appropriate.
CC: 0x90
Unknown/Invalid/Illegal Request
CC: 0x91
PECI control hardware, firmware or associated logic error. The processor is unable to
process the request.
CC: 0x93
Pcode MCA - PECI access allowed, but PECI access cannot be completed.
CC: 0x94
Pcode MCA - PECI access allowed and access completes. Will respond with the data along
with the response code.
WrPkgConfig()
The WrPkgConfig() command provides write access to the package configuration space
(PCS) within the processor, including various power and thermal management
functions. Typical PCS write services supported by the processor may include power
limiting, thermal averaging constant programming and so on. Refer to Section 2.5.2.6
for more details on processor-specific services supported through this command.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
35
2.5.2.5.1
Command Format
The WrPkgConfig() format is as follows:
Write Length: 0x0a(dword)
Read Length: 0x01
Command: 0xa5
AW FCS Support: Yes
Description: Writes data to the processor PCS entry as specified by the ‘index’ and
‘parameter’ fields. This command supports only dword data writes on the processor
PECI clients. All command responses include a completion code that provides additional
pass/fail status information. Refer to Section 2.5.5.2 for details regarding completion
codes.
The Assured Write FCS (AW FCS) support provides the processor client a high degree of
confidence that the data it received from the host is correct. This is especially critical
where the consumption of bad data might result in improper or non-recoverable
operation. Please refer to the RS - Platform Environment Control Interface (PECI)
Specification, Rev 3.0 for more details.
Figure 2-11. WrPkgConfig()
Note:
The 2-byte parameter field and 4-byte write data field defined in Figure 2-11 are sent in standard PECI
ordering with LSB first and MSB last.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
36
2.5.2.5.2
Supported Responses
The typical client response is a passing FCS, a passing Completion Code and valid data.
Under some conditions, the client’s response will indicate a failure.
Table 2-5.
WrPkgConfig() Response Definition
Response
Bad Write FCS
2.5.2.6
Meaning
Electrical error or AW FCS failure
Abort FCS
Illegal command formatting (mismatched RL/WL/Command Code)
CC: 0x40
Command passed, data is valid.
CC: 0x80
Response timeout. The processor was not able to generate the required response in a
timely fashion. Retry is appropriate.
CC: 0x81
Response timeout. The processor is not able to allocate resources for servicing this
command at this time. Retry is appropriate.
CC: 0x90
Unknown/Invalid/Illegal Request
CC: 0x91
PECI control hardware, firmware or associated logic error. The processor is unable to
process the request.
Package Configuration Capabilities
Table 2-6 combines both read and write services. Any service listed as a “read” would
use the RdPkgConfig() command and a service listed as a “write” would use the
WrPkgConfig() command. PECI requests for memory temperature or other data
generated outside the processor package do not trigger special polling cycles on the
processor memory or SMBus interfaces to procure the required information.
2.5.2.6.1
DRAM Thermal and Power Optimization Capabilities
DRAM thermal and power optimization (also known as RAPL or “Running Average
Power Limit”) services provide a way for platform thermal management solutions to
program and access DRAM power, energy and temperature parameters. Memory
temperature information is typically used to regulate fan speeds, tune refresh rates and
throttle the memory subsystem as appropriate. Memory temperature data may be
derived from a variety of sources including on-die or on-board DIMM sensors, DRAM
activity information or a combination of the two. Though memory temperature data is a
byte long, range of actual temperature values are determined by the DIMM
specifications and operating range.
Note:
DRAM related PECI services described in this section apply only to the memory
connected to the specific processor PECI client in question and not the overall platform
memory in general. For estimating DRAM thermal information in closed loop throttling
mode, a dedicated SMBus is required between the CPU and the DIMMs. The processor
PCU requires access to the VR12 voltage regulator for reading average output current
information through the SVID bus for initial DRAM RAPL related power tuning.
Table 2-6 provides a summary of the DRAM power and thermal optimization capabilities
that can be accessed over PECI on the processor. The Index values referenced in
Table 2-6 are in decimal format.
Table 2-6 also provides information on alternate inband mechanisms to access similar
or equivalent information through register reads and writes where applicable. The user
should consult the Intel® Xeon® Processor E5 v2 Product Family Datasheet, Volume
Two: Registers
or the Intel® Xeon® Processor E5 v2 Product Family Datasheet,
Volume Two: Registers for exact details on MSR or CSR register content.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
37
Table 2-6.
Service
DRAM
Thermal
Estimation
Configuration
Data
Read/Write
DRAM
Thermal
Estimation
Configuration
Data
Read/Write
DRAM Rank
Temperature
Write
DIMM
Temperature
Read
DIMM
Ambient
Temperature
Write / Read
DIMM
Ambient
Temperature
Write / Read
DRAM
Channel
Temperature
Read
RdPkgConfig() & WrPkgConfig() DRAM Thermal and Power Optimization
Services Summary (Sheet 1 of 2)
Index
Value
(decimal)
15
Parameter
Value
(word)
0x0000
15
0x0000
18
Channel
Index &
DIMM Index
14
Channel
Index
19
0x0000
22
0x0000
Accumulated
DRAM Energy
Read
DRAM Power
Info Read
DRAM Power
Info Read
35
36
WrPkgConfig()
Data
(dword)
DRAM Thermal
Estimation
Configuration Data
N/A
Read the DRAM
Thermal
Estimation
configuration
parameters.
CSR:
MEM_TRML_ESTIMATION_
CONFIG
N/A
DRAM Thermal
Estimation
Configuration
Data
Configure the
DRAM Thermal
Estimation
parameters.
CSR:
MEM_TRML_ESTIMATION_
CONFIG
N/A
Absolute
temperature in
Degrees Celsius
for ranks 0, 1, 2
&3
Write
temperature
for each rank
within a single
DIMM.
N/A
Absolute
temperature in
Degrees Celsius for
DIMMs 0, 1, & 2
N/A
Read
temperature of
each DIMM
within a
channel.
CSR: DIMMTEMPSTAT_[0:2]
N/A
Absolute
temperature in
Degrees C to be
used as ambient
temperature
reference
Write ambient
temperature
reference for
activity-based
rank
temperature
estimation.
N/A
Absolute
temperature in
Degrees C to be
used as ambient
temperature
reference
N/A
Read ambient
temperature
reference for
activity-based
rank
temperature
estimation.
N/A
Maximum of all
rank temperatures
for each channel in
Degrees Celsius
N/A
Read the
maximum
DRAM channel
temperature.
N/A
DRAM energy
consumed by the
DIMMs
N/A
Read the DRAM
energy
consumed by
all the DIMMs
in all the
channels or all
the DIMMs
within a
specified
channel.
MSR 619h:
DRAM_ENERGY_STATUS
CSR: DRAM_ENERGY_STATUS
CSR:
DRAM_ENERGY_STATUS_CH[
0:3] 1
Typical and
minimum DRAM
power settings
N/A
Read DRAM
power settings
info to be used
by power
limiting entity.
MSR 61Ch:
DRAM_POWER_INFO
CSR: DRAM_POWER_INFO
Maximum DRAM
power settings &
maximum time
window
N/A
Read DRAM
power settings
info to be used
by power
limiting entity
MSR 61Ch:
DRAM_POWER_INFO
CSR: DRAM_POWER_INFO
0x0000
19
04
RdPkgConfig()
Data
(dword)
Channel
Index
0x00FF - All
Channels
0x0000
0x0000
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
38
Description
Alternate
Inband
MSR or CSR
Access
Table 2-6.
Service
DRAM Power
Limit Data
Write / Read
DRAM Power
Limit Data
Write / Read
DRAM Power
Limit
Performance
Status Read
RdPkgConfig() & WrPkgConfig() DRAM Thermal and Power Optimization
Services Summary (Sheet 2 of 2)
Index
Value
(decimal)
34
34
38
Parameter
Value
(word)
RdPkgConfig()
Data
(dword)
WrPkgConfig()
Data
(dword)
N/A
DRAM Plane
Power Limit Data
Write DRAM
Power Limit
Data
MSR 618h:
DRAM_POWER_LIMIT
CSR:
DRAM_PLANE_POWER_LIMIT
DRAM Plane Power
Limit Data
N/A
Read DRAM
Power Limit
Data
MSR 618h:
DRAM_POWER_LIMIT
CSR:
DRAM_PLANE_POWER_LIMIT
Accumulated DRAM
throttle time
N/A
Read sum of all
time durations
for which each
DIMM has been
throttled
CSR:
DRAM_RAPL_PERF_STATUS
0x0000
0x0000
0x0000
Description
Alternate
Inband
MSR or CSR
Access
Notes:
1.
Time, energy and power units should be assumed, where applicable, to be based on values returned by a read of the
PACKAGE_POWER_SKU_UNIT MSR or through the Package Power SKU Unit PCS read service.
2.
For the Intel® Xeon® processor E5-2400 v2 product family, accumulated DRAM energy status would be reflected in the
DRAM_ENERGY_STATUS_CH[1:3] CSR.
2.5.2.6.2
DRAM Thermal Estimation Configuration Data Read/Write
This feature is relevant only when activity-based DRAM temperature estimation
methods are being utilized and would apply to all the DIMMs on all the memory
channels. The write allows the PECI host to configure the ‘β’ and ‘θ’ variables in
Figure 2-12 for DRAM channel temperature filtering as per the equation below:
TN = β ∗ TN-1 + θ ∗ ΔEnergy
TN and TN-1 are the current and previous DRAM temperature estimates respectively in
degrees Celsius, ‘β’ is the DRAM temperature decay factor, ‘ΔEnergy’ is the energy
difference between the current and previous memory transactions as determined by
the processor power control unit and ‘θ’ is the DRAM energy-to-temperature translation
coefficient. The default value of ‘β’ is 0x3FF. ‘θ’ is defined by the equation:
θ = (1 - β) ∗ (Thermal Resistance) ∗ (Scaling Factor)
The ‘Thermal Resistance’ serves as a multiplier for translation of DRAM energy changes
to corresponding temperature changes and may be derived from actual platform
characterization data. The ‘Scaling Factor’ is used to convert memory transaction
information to energy units in Joules and can be derived from system/memory
configuration information. Refer to the processor BIOS Writer’s Guide for methods to
program and access ‘Scaling Factor’ information.
Figure 2-12. DRAM Thermal Estimation Configuration Data
20
31
19
RESERVED
10
9
THETA VARIABLE
Memory Thermal Estimation Configuration Data
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
39
0
BETA VARIABLE
2.5.2.6.3
DRAM Rank Temperature Write
This feature allows the PECI host to program into the processor, the temperature for all
the ranks within a DIMM up to a maximum of four ranks as shown in Figure 2-13. The
DIMM index and Channel index are specified through the parameter field as shown in
Table 2-7. This write is relevant in platforms that do not have on-die or on-board DIMM
thermal sensors to provide memory temperature information or if the processor does
not have direct access to the DIMM thermal sensors. This temperature information is
used by the processor in conjunction with the activity-based DRAM temperature
estimations.
Table 2-7.
Channel & DIMM Index Decoding
Index Encoding
Physical Channel#
Physical DIMM#
000
Reserved
0
001
1
1
010
2
Reserved
011
3
Reserved
Figure 2-13. DRAM Rank Temperature Write Data
31
24 23
Rank# 3
Absolute Temp
(in Degrees C)
16 15
Rank# 2
Absolute Temp
(in Degrees C)
8 7
Rank# 1
Absolute Temp
(in Degrees C)
0
Rank# 0
Absolute Temp
(in Degrees C)
Rank Temperature Data
15
6 5
Reserved
3
DIMM Index
2
0
Channel Index
Parameter format
2.5.2.6.4
DIMM Temperature Read
This feature allows the PECI host to read the temperature of all the DIMMs within a
channel up to a maximum of three DIMMs. This read is not limited to platforms using a
particular memory temperature source or temperature estimation method. For
platforms using DRAM thermal estimation, the PCU will provide the estimated
temperatures. Otherwise, the data represents the latest DIMM temperature provided
by the TSOD or on-board DIMM sensor and requires that CLTT (closed loop throttling
mode) be enabled and OLTT (open loop throttling mode) be disabled. Refer to Table 2-7
for channel index encodings.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
40
Figure 2-14. DIMM Temperature Read / Write
31
24
23
Reserved
16
Reserved
15
8
7
0
DIMM# 0
Absolute Temp
(In Degrees C)
DIMM# 1
Absolute Temp
(In Degrees C)
DIMM Temperature Data
15
3
2
Reserved
0
Channel Index
Parameter Format
2.5.2.6.5
DIMM Ambient Temperature Write / Read
This feature allows the PECI host to provide an ambient temperature reference to be
used by the processor for activity-based DRAM temperature estimation. This write is
used only when no DIMM temperature information is available from on-board or on-die
DIMM thermal sensors. It is also possible for the PECI host controller to read back the
DIMM ambient reference temperature.
Since the ambient temperature may vary over time within a system, it is recommended
that systems monitoring and updating the ambient temperature at a fast rate use the
‘maximum’ temperature value while those updating the ambient temperature at a slow
rate use an ‘average’ value. The ambient temperature assumes a single value for all
memory channel/DIMM locations and does not account for possible temperature
variations based on DIMM location.
Figure 2-15. Ambient Temperature Reference Data
31
8 7
Reserved
0
Ambient
Temperature
(in Degrees C)
Ambient Temperature Reference Data
2.5.2.6.6
DRAM Channel Temperature Read
This feature enables a PECI host read of the maximum temperature of each channel.
This would include all the DIMMs within the channel and all the ranks within each of the
DIMMs. Channels that are not populated will return the ‘ambient temperature’ on
systems using activity-based temperature estimations or alternatively return a ‘zero’
for systems using sensor-based temperatures.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
41
Figure 2-16. DRAM Channel Temperature
31
24
Channel 3
Maximum Temperature
(in Degrees C)
23
16
Channel 2
Maximum Temperature
(in Degrees C)
15
8
7
Channel 1
Maximum Temperature
(in Degrees C)
1
RESERVED
Channel Temperature Data
2.5.2.6.7
Accumulated DRAM Energy Read
This feature allows the PECI host to read the DRAM energy consumed by all the DIMMs
within all the channels or all the DIMMs within just a specified channel. The parameter
field is used to specify the channel index. Units used are defined as per the Package
Power SKU Unit read described in Section 2.5.2.6.11. This information is tracked by a
32-bit counter that wraps around. The channel index in Figure 2-17 is specified as per
the index encoding described in Table 2-7. A channel index of 0x00FF is used to specify
the “all channels” case. While Intel requires reading the accumulated energy data at
least once every 16 seconds to ensure functional correctness, a more realistic polling
rate recommendation is once every 100 mS for better accuracy. This feature assumes a
200W memory capacity. In general, as the power capability decreases, so will the
minimum polling rate requirement.
When determining energy changes by subtracting energy values between successive
reads, Intel advocates using the 2’s complement method to account for counter wraparounds. Alternatively, adding all ‘F’s (‘0xFFFFFFFF’) to a negative result from the
subtraction will accomplish the same goal.
Figure 2-17. Accumulated DRAM Energy Data
31
0
Accumulated DRAM Energy
Accumulated DRAM Energy Data
15
3
Reserved
2
0
Channel Index
Parameter format
2.5.2.6.8
DRAM Power Info Read
This read returns the minimum, typical and maximum DRAM power settings and the
maximum time window over which the power can be sustained for the entire DRAM
domain and is inclusive of all the DIMMs within all the memory channels. Any power
values specified by the power limiting entity that is outside of the range specified
through these settings cannot be guaranteed. Since this data is 64 bits wide, PECI
facilitates access to this register by allowing two requests to read the lower 32 bits and
upper 32 bits separately as shown in Table 2-6. Power and time units for this read are
defined as per the Package Power SKU Unit settings described in Section 2.5.2.6.11.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
42
The minimum DRAM power in Figure 2-18 corresponds to a minimum bandwidth
setting of the memory interface. It does ‘not’ correspond to a processor IDLE or
memory self-refresh state. The ‘time window’ in Figure 2-18 is representative of the
rate at which the power control unit (PCU) samples the DRAM energy consumption
information and reactively takes the necessary measures to meet the imposed power
limits. Programming too small a time window may not give the PCU enough time to
sample energy information and enforce the limit while too large a time window runs the
risk of the PCU not being able to monitor and take timely action on energy excursions.
While the DRAM power setting in Figure 2-18 provides a maximum value for the ‘time
window’ (typically a few seconds), the minimum value may be assumed to be
~100 mS.
The PCU programs the DRAM power settings described in Figure 2-18 when DRAM
characterization has been completed by the memory reference code (MRC) during boot
as indicated by the setting of the RST_CPL bit of the BIOS_RESET_CPL register. The
DRAM power settings will be programmed during boot independent of the ‘DRAM Power
Limit Enable’ bit setting. Please refer to the Intel® Xeon® Processor E5 v2 Product
Family Datasheet, Volume Two: Registers
and Intel® Xeon® Processor E5 v2
Product Family Datasheet, Volume Two: Registers for information on memory energy
estimation methods and energy tuning options used by BIOS and other utilities for
determining the range specified in the DRAM power settings. In general, any tuning of
the power settings is done by polling the voltage regulators supplying the DIMMs.
Figure 2-18. DRAM Power Info Read Data
63
55
Reserved
54
48
Maximum Time
Window
47
46
Reserved
32
Maximum DRAM Power
DRAM_POWER_INFO (upper bits)
31
Reserved
30
16
Minimum DRAM Power
15
14
Reserved
0
TDP DRAM Power
(Typical Value)
DRAM_POWER_INFO (lower bits)
2.5.2.6.9
DRAM Power Limit Data Write / Read
This feature allows the PECI host to program the power limit over a specified time or
control window for the entire DRAM domain covering all the DIMMs within all the
memory channels. Actual values are chosen based on DRAM power consumption
characteristics. The units for the DRAM Power Limit and Control Time Window are
determined as per the Package Power SKU Unit settings described in
Section 2.5.2.6.11. The DRAM Power Limit Enable bit in Figure 2-19 should be set to
activate this feature. Exact DRAM power limit values are largely determined by platform
memory configuration. As such, this feature is disabled by default and there are no
defaults associated with the DRAM power limit values. The PECI host may be used to
enable and initialize the power limit fields for the purposes of DRAM power budgeting.
Alternatively, this can also be accomplished through inband writes to the appropriate
registers. Both power limit enabling and initialization of power limit values can be done
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
43
in the same command cycle. All RAPL parameter values including the power limit value,
control time window, and enable bit will have to be specified correctly even if the intent
is to change just one parameter value when programming over PECI.
The following conversion formula should be used for encoding or programming the
‘Control Time Window’ in bits [23:17].
Control Time Window (in seconds) = ([1 + 0.25 * ‘x’] * 2‘y’) * ‘z’ where
‘x’ = integer value of bits[23:22]
‘y’ = integer value of bits[21:17]
‘z’ = Package Power SKU Time Unit[19:16] (see Section 2.5.2.6.13 for details on
Package Power SKU Unit)
For example, using this formula, a control time value of 0x0A will correspond to a
‘1-second’ time window. A valid range for the value of the ‘Control Time Window’ in
Figure 2-19 that can be programmed into bits [23:17] is 250 mS - 40 seconds.
From a DRAM power management standpoint, all post-boot DRAM power management
activities (also referred to as ‘DRAM RAPL’ or ‘DRAM Running Average Power Limit’)
should be managed exclusively through a single interface like PECI or alternatively an
inband mechanism. If PECI is being used to manage DRAM power budgeting activities,
BIOS should lock out all subsequent inband DRAM power limiting accesses by setting
bit 31 of the DRAM_POWER_LIMIT MSR or DRAM_PLANE_POWER_LIMIT CSR to ‘1’.
Figure 2-19. DRAM Power Limit Data
31
24 2 3
R ES ER VED
17
C o ntrol Tim e
W in dow
16
R ES ER V ED
15
14
DRAM
Pow er Lim it
Enable
0
D R A M Pow er Lim it
D R A M _ PO W ER _ LIM IT D ata
2.5.2.6.10
DRAM Power Limit Performance Status Read
This service allows the PECI host to assess the performance impact of the currently
active DRAM power limiting modes. The read return data contains the sum of all the
time durations for which each of the DIMMs has been operating in a low power state.
This information is tracked by a 32-bit counter that wraps around. The unit for time is
determined as per the Package Power SKU Unit settings described in
Section 2.5.2.6.11. The DRAM performance data does not account for stalls on the
memory interface.
In general, for the purposes of DRAM RAPL, the DRAM power management entity
should use PECI accesses to DRAM energy and performance status in conjunction with
the power limiting feature to budget power between the various memory sub-systems
in the server system.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
44
Figure 2-20. DRAM Power Limit Performance Data
0
31
Accumulated DRAM Throttle Time
DRAM Power Limit Performance
2.5.2.6.11
CPU Thermal and Power Optimization Capabilities
Table 2-8 provides a summary of the processor power and thermal optimization
capabilities that can be accessed over PECI.
Note:
The Index values referenced in Table 2-8 are in decimal format.
Table 2-8 also provides information on alternate inband mechanisms to access similar
or equivalent information for register reads and writes where applicable. The user
should consult the appropriate Intel® Xeon® Processor E5 v2 Product Family
Datasheet, Volume Two: Registers
or Intel® Xeon® Processor E5 v2 Product Family
Datasheet, Volume Two: Registers for exact details on MSR or CSR register content.
Table 2-8.
Service
Package
Identifier Read
Package Power
SKU Unit Read
RdPkgConfig() & WrPkgConfig() CPU Thermal and Power Optimization
Services Summary (Sheet 1 of 4)
Index
Value
(decimal)
00
30
Parameter RdPkgConfig() WrPkgConfig
Value
Data
()
(word)
(dword)
Data
(dword)
Alternate
Inband
MSR or CSR
Access
Description
0x0000
CPUID
Information
Returns processor- Execute CPUID instruction to get
specific information processor signature
including CPU family,
model and stepping
information.
0x0001
Platform ID
Used to ensure
microcode update
compatibility with
processor.
0x0002
PCU Device ID
Returns the Device CSR: DID
ID information for
the processor Power
Control Unit.
0x0003
Max Thread ID
Returns the
MSR: RESOLVED_CORES_MASK
maximum ‘Thread
CSR: RESOLVED_CORES_MASK
ID’ value supported
by the processor.
0x0004
CPU Microcode
Update Revision
Returns processor
microcode and PCU
firmware revision
information.
MSR 8Bh: IA32_BIOS_SIGN_ID
0x0005
MCA Error
Source Log
Returns the MCA
Error Source Log
CSR: MCA_ERR_SRC_LOG
0x0000
Time, Energy
N/A
and Power Units
Read units for power,
energy and time
used in power
control registers.
MSR 606h:
PACKAGE_POWER_SKU_UNIT
CSR:
PACKAGE_POWER_SKU_UNIT
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
45
MSR 17h: IA32_PLATFORM_ID
Table 2-8.
Service
RdPkgConfig() & WrPkgConfig() CPU Thermal and Power Optimization
Services Summary (Sheet 2 of 4)
Index
Value
(decimal)
Parameter RdPkgConfig() WrPkgConfig
Value
Data
()
(word)
(dword)
Data
(dword)
Description
Alternate
Inband
MSR or CSR
Access
Package Power
SKU Read
28
0x0000
Package Power
SKU[31:0]
N/A
Returns Thermal
Design Power and
minimum package
power values for the
processor SKU.
MSR 614h:
PACKAGE_POWER_SKU
CSR: PACKAGE_POWER_SKU
Package Power
SKU Read
29
0x0000
Package Power
SKU[64:32]
N/A
Returns the
maximum package
power value for the
processor SKU and
the maximum time
interval for which it
can be sustained.
MSR 614h:
PACKAGE_POWER_SKU
CSR: PACKAGE_POWER_SKU
“Wake on PECI”
Mode bit Write /
Read
05
0x0001 - Set
0x0000 Reset
N/A
“Wake on PECI”
Mode bit Write /
Read
05
0x0000
“Wake on PECI”
mode bit
N/A
Read status of
“Wake on PECI”
mode bit
Accumulated
Run Time Read
31
0x0000
Total reference
time
N/A
Returns the total run
time.
Package
Temperature
Read
02
0x00FF
Processor
package
Temperature
N/A
Returns the
MSR 1B1h:
maximum processor IA32_PACKAGE_THERM_STATUS
die temperature in
PECI format.
Per Core DTS
Temperature
Read
09
0x00000x0007
(cores 0-7)
0x00FF System
Agent
Per core DTS
maximum
temperature
N/A
Read the maximum MSR 19Ch: IA32_THERM_STATUS
DTS temperature of
a particular core or
the System Agent
within the processor
die in relative PECI
temperature format
Temperature
Target Read
16
0x0000
Processor
TProchot and
TCONTROL
N/A
Returns the
PROCHOT_N
assertion
temperature and
processor TCONTROL.
Package
Thermal Status
Read / Clear
20
0x0000
Thermal Status
Register
N/A
Read the thermal
MSR 1B1h:
status register and IA32_PACKAGE_THERM_STATUS
optionally clear any
log bits. The register
includes status and
log bits for TCC
activation,
PROCHOT_N
assertion and Critical
Temperature.
Thermal
Averaging
Constant Write /
Read
21
0x0000
Thermal
Averaging
Constant
N/A
Reads the Thermal
Averaging Constant
N/A
Thermal
Averaging
Constant Write /
Read
21
0x0000
N/A
Thermal
Averaging
Constant
Writes the Thermal
Averaging Constant
N/A
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
“Wake on PECI” Enables package
mode bit
pop-up to C2 to
service PECI
PCIConfig() accesses
if appropriate.
46
N/A
N/A
MSR 10h:
IA32_TIME_STAMP_COUNTER
MSR 1A2h:
TEMPERATURE_TARGET
CSR: TEMPERATURE_TARGET
Table 2-8.
Service
RdPkgConfig() & WrPkgConfig() CPU Thermal and Power Optimization
Services Summary (Sheet 3 of 4)
Index
Value
(decimal)
Parameter RdPkgConfig() WrPkgConfig
Value
Data
()
(word)
(dword)
Data
(dword)
Description
Alternate
Inband
MSR or CSR
Access
Thermally
Constrained
Time Read
32
0x0000
Thermally
Constrained
Time
N/A
Read the time for
which the processor
has been operating
in a lowered power
state due to internal
TCC activation.
N/A
Current Limit
Read
17
0x0000
Current Limit
per power plane
N/A
Reads the current
limit on the VCC
power plane
CSR:
PRIMARY_PLANE_CURRENT_
CONFIG_CONTROL
Accumulated
Energy Status
Read
03
0x0000 VCC
0x00FF - CPU
package
Accumulated
CPU energy
N/A
Returns the value of
the energy
consumed by just
the VCC power plane
or entire CPU
package.
MSR 639h: PP0_ENERGY_
STATUS
CSR: PP0_ENERGY_STATUS
MSR 611h:
PACKAGE_ENERGY_STATUS
CSR: PACKAG_ENERGY_STATUS
Power Limit for
the VCC Power
Plane Write /
Read
25
0x0000
N/A
Power Limit for
the VCC Power
Plane Write /
Read
25
0x0000
Power Limit
Data
N/A
Read power limit
data for VCC power
plane
MSR 638h: PP0_POWER_LIMIT
CSR: PP0_POWER_LIMIT
Package Power
Limits For
Multiple Turbo
Modes
26
0x0000
N/A
Power Limit 1
Data
Write power limit
data 1 in multiple
turbo mode.
MSR 610h:
PACKAGE_POWER_LIMIT
CSR: PACKAGE_POWER_LIMIT
Package Power
Limits For
Multiple Turbo
Modes
27
0x0000
N/A
Power Limit 2
Data
Write power limit
data 2 in multiple
turbo mode.
MSR 610h:
PACKAGE_POWER_LIMIT
CSR: PACKAGE_POWER_LIMIT
Package Power
Limits For
Multiple Turbo
Modes
26
0x0000
Power Limit 1
Data
N/A
Read power limit 1
data in multiple
turbo mode.
MSR 610h:
PACKAGE_POWER_LIMIT
CSR: PACKAGE_POWER_LIMIT
Package Power
Limits For
Multiple Turbo
Modes
27
0x0000
Power Limit 2
Data
N/A
Read power limit 2
data in multiple
turbo mode.
MSR 610h:
PACKAGE_POWER_LIMIT
CSR: PACKAGE_POWER_LIMIT
Package Power
Limit
Performance
Status Read
08
0x00FF - CPU
package
Accumulated
CPU throttle
time
N/A
Read the total time
for which the
processor package
was throttled due to
power limiting.
CSR:
PACKAGE_RAPL_PERF_STATUS
Efficient
Performance
Indicator Read
06
0x0000
Number of
productive
processor cycles
N/A
Read number of
productive cycles for
power budgeting
purposes.
N/A
ACPI P-T Notify
Write & Read
33
0x0000
N/A
New p-state
Notify the processor
equivalent of P1 PCU of the new pused in
state that is one
conjunction with
state below the
package power turbo frequency as
limiting
specified through the
last ACPI Notify
N/A
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Power Limit Data Program power limit
for VCC power plane
47
MSR 638h: PP0_POWER_LIMIT
CSR: PP0_POWER_LIMIT
Table 2-8.
Service
RdPkgConfig() & WrPkgConfig() CPU Thermal and Power Optimization
Services Summary (Sheet 4 of 4)
Index
Value
(decimal)
Parameter RdPkgConfig() WrPkgConfig
Value
Data
()
(word)
(dword)
Data
(dword)
Alternate
Inband
MSR or CSR
Access
Description
ACPI P-T Notify
Write & Read
33
0x0000
New p-state
equivalent of P1
used in
conjunction with
package power
limiting
N/A
Read the processor
PCU to determine
the p-state that is
one state below the
turbo frequency as
specified through the
last ACPI Notify
N/A
Caching Agent
TOR Read
39
Cbo Index,
TOR Index,
Bank#;
Read Mode
Caching Agent
(Cbo) Table of
Requests (TOR)
data;
Core ID &
associated valid
bit
N/A
Read the Cbo TOR
data for all enabled
cores in the event of
a 3-strike timeout.
Can alternatively be
used to read ‘Core
ID’ data to confirm
that IERR was
caused by a core
timeout
N/A
Thermal Margin
Read
10
0x0000
Thermal margin
to processor
thermal profile
or load line
N/A
Read margin to
processor thermal
load line
N/A
2.5.2.6.12
Package Identifier Read
This feature enables the PECI host to uniquely identify the PECI client processor. The
parameter field encodings shown in Table 2-8 allow the PECI host to access the
relevant processor information as described below.
• CPUID data: This is the equivalent of data that can be accessed through the
CPUID instruction execution. It contains processor type, stepping, model and
family ID information as shown in Figure 2-21.
Figure 2-21. CPUID Data
31
28
RESERVED
27
20 19
Extended
Family ID
16 15
Extended
Model
14 13
RESERVED
12 11
Processor
Type
8
Family ID
4
7
Model
3
0
Stepping ID
CPU ID Data
• Platform ID data: The Platform ID data can be used to ensure processor
microcode updates are compatible with the processor. The value of the Platform ID
or Processor Flag[2:0] as shown in Figure 2-22 is typically unique to the platform
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
48
type and processor stepping. Refer to the processor BIOS Writer’s Guide for more
information.
Figure 2-22. Platform ID Data
31
3
2
0
Processor
Flag
Reserved
Platform ID Data
• PCU Device ID: This information can be used to uniquely identify the processor
power control unit (PCU) device when combined with the Vendor Identification
register content and remains constant across all SKUs. Refer to the appropriate
register description for the exact processor PCU Device ID value.
Figure 2-23. PCU Device ID
16
31
15
RESERVED
0
PCU Device ID
PCU Device ID Data
• Max Thread ID: The maximum Thread ID data provides the number of supported
processor threads. This value is dependent on the number of cores within the
processor as determined by the processor SKU and is independent of whether
certain cores or corresponding threads are enabled or disabled.
Figure 2-24. Maximum Thread ID
31
4
Reserved
0
3
Max Thread
ID
Maximum Thread ID Data
• CPU Microcode Update Revision: Reflects the revision number for the microcode
update and power control unit firmware updates on the processor sample. The
revision data is a unique 32-bit identifier that reflects a combination of specific
versions of the processor microcode and PCU control firmware.
Figure 2-25. Processor Microcode Revision
31
0
CPU microcode and PCU firmware revision
CPU code patch revision
• Machine Check Status: Returns error information as logged by the MCA Error
Source Log register. See Figure 2-26 for details. The power control unit will assert
the relevant bit when the error condition represented by the bit occurs. For
example, bit 29 will be set if the package asserted MCERR, bit 30 is set if the
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
49
package asserted IERR and bit 31 is set if the package asserted CAT_ERR_N. The
CAT_ERR_N may be used to signal the occurrence of a MCERR or IERR.
Figure 2-26. Machine Check Status
31
30
CATERR
IERR
29
28
0
MCERR
Reserved
MCA Error Source Log
2.5.2.6.13
Package Power SKU Unit Read
This feature enables the PECI host to read the units of time, energy and power used in
the processor and DRAM power control registers for calculating power and timing
parameters. In Figure 2-27, the default value of the power unit field [3:0] is 0011b,
energy unit [12:8] is 10000b and the time unit [19:16] is 1010b. Actual unit values are
calculated as shown in Table 2-9.
Figure 2-27. Package Power SKU Unit Data
31
20
Reserved
Table 2-9.
2.5.2.6.14
19
16 15
Time Unit
13
Reserved
12
8
Energy Unit
7
4
Reserved
3
0
Power Unit
Power Control Register Unit Calculations
Unit Field
Value Calculation
Default Value
Time
1s / 2TIME UNIT
1s / 210 = 976 µs
ENERGY UNIT
Energy
1J / 2
Power
1W / 2POWER UNIT
1J / 216 = 15.3 µJ
1W / 23 = 1/8 W
Package Power SKU Read
This read allows the PECI host to access the minimum, Thermal Design Power and
maximum power settings for the processor package SKU. It also returns the maximum
time interval or window over which the power can be sustained. If the power limiting
entity specifies a power limit value outside of the range specified through these
settings, power regulation cannot be guaranteed. Since this data is 64 bits wide, PECI
facilitates access to this register by allowing two requests to read the lower 32 bits and
upper 32 bits separately as shown in Table 2-8. Power units for this read are
determined as per the Package Power SKU Unit settings described in
Section 2.5.2.6.13.
‘Package Power SKU data’ is programmed by the PCU firmware during boot time based
on SKU dependent power-on default values set during manufacturing. The TDP
package power specified through bits [14:0] in Figure 2-28 is the maximum value of
the ‘Power Limit1’ field in Section 2.5.2.6.26 while the maximum package power in bits
[46:32] is the maximum value of the ‘Power Limit2’ field.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
50
The minimum package power in bits [30:16] is applicable to both the ‘Power Limit1’ &
‘Power Limit2’ fields and corresponds to a mode when all the cores are operational and
in their lowest frequency mode. Attempts to program the power limit below the
minimum power value may not be effective since BIOS/OS, and not the PCU, controls
disabling of cores and core activity.
The ‘maximum time window’ in bits [54:48] is representative of the maximum rate at
which the power control unit (PCU) can sample the package energy consumption and
reactively take the necessary measures to meet the imposed power limits.
Programming too large a time window runs the risk of the PCU not being able to
monitor and take timely action on package energy excursions. On the other hand,
programming too small a time window may not give the PCU enough time to sample
energy information and enforce the limit. The minimum value of the ‘time window’ can
be obtained by reading bits [21:15] of the PWR_LIMIT_MISC_INFO CSR using the PECI
RdPCIConfigLocal() command.
Figure 2-28. Package Power SKU Data
63
55
Reserved
54
48
Maximum Time
Window
47
46
Reserved
32
Maximum Package Power
Package Power SKU (upper bits)
31
30
Reserved
16
15
Minimum Package Power
14
Reserved
0
TDP Package Power
Package Power SKU (lower bits)
2.5.2.6.15
“Wake on PECI” Mode bit Write / Read
Setting the “Wake on PECI” mode bit enables successful completion of the
WrPCIConfigLocal(), RdPCIConfigLocal(), WrPCIConfig() and RdPCIConfig() PECI
commands by forcing a package ‘pop-up’ to the C2 state to service these commands if
the processor is in a low-power state. The exact power impact of such a ‘pop-up’ is
determined by the product SKU, the C-state from which the pop-up is initiated and the
negotiated PECI bit rate. A ‘reset’ or ‘clear’ of this bit or simply not setting the “Wake
on PECI” mode bit could result in a “timeout” response (completion code of 0x82) from
the processor indicating that the resources required to service the command are in a
low power state.
Alternatively, this mode bit can also be read to determine PECI behavior in package
states C3 or deeper.
2.5.2.6.16
Accumulated Run Time Read
This read returns the total time for which the processor has been executing with a
resolution of 1mS per count. This is tracked by a 32-bit counter that rolls over on
reaching the maximum value. This counter activates and starts counting for the first
time at RESET_N de-assertion.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
51
2.5.2.6.17
Package Temperature Read
This read returns the maximum processor die temperature in 16-bit PECI format. The
upper 16 bits of the response data are reserved. The PECI temperature data returned
by this read is an exponential moving average of the maximum sensor temperature
(max(core and uncore sensors)), updated once every ms. The equation for the update
is:
tn 
T n = T n – 1 ×  255
+
----
 256 256
Where: Tn is the current average value
Tn-1 is the last average value
tn is the current maximum sensor temperature
Figure 2-29. Package Temperature Read Data
31
16
RESERVED
15
14
Sign
Bit
6
PECI Temperature
(Integer Value)
5
0
PECI Temperature
(Fractional Value)
Note:
This value is not the value as returned by the PECI GetTemp() described in
Section 2.5.2.3.
2.5.2.6.18
Per Core DTS Temperature Read
This feature enables the PECI host to read the maximum value of the DTS temperature
for any specific core within the processor. Alternatively, this service can be used to read
the System Agent temperature. Temperature is returned in the same format as the
Package Temperature Read described in Section 2.5.2.6.17. Data is returned in relative
PECI temperature format.
Reads to a parameter value outside the supported range will return an error as
indicated by a completion code of 0x90. The supported range of parameter values can
vary depending on the number of cores within the processor. The temperature data
returned through this feature is the instantaneous value and not an averaged value. It
is updated once every 1 mS.
2.5.2.6.19
Temperature Target Read
The Temperature Target Read allows the PECI host to obtain the target DTS
temperature (TProchot) for PROCHOT_N assertion in degrees Celsius. This is the
minimum temperature at which the processor thermal control circuit (TCC) activates.
The actual temperature of TCC activation may vary slightly between processor units
due to manufacturing process variations. The Temperature Target read also returns the
processor TCONTROL value. TCONTROL is returned in standard PECI temperature format
and represents the threshold temperature used by the thermal management system
for fan speed control.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
52
Figure 2-30. Temperature Target Read
2.5.2.6.20
Package Thermal Status Read / Clear
The Thermal Status Read provides information on package level thermal status. Data
includes:
• Thermal Control Circuit (TCC) activation
• Bidirectional PROCHOT_N signal assertion
• Critical Temperature
Both status and sticky log bits are managed in this status word. All sticky log bits are
set upon a rising edge of the associated status bit and the log bits are cleared only by
Thermal Status reads or a processor reset. A read of the Thermal Status word always
includes a log bit clear mask that allows the host to clear any or all of the log bits that
it is interested in tracking.
A bit set to ‘0’ in the log bit clear mask will result in clearing the associated log bit. If a
mask bit is set to ‘0’ and that bit is not a legal mask, a failing completion code will be
returned. A bit set to ‘1’ is ignored and results in no change to any sticky log bits. For
example, to clear the TCC Activation Log bit and retain all other log bits, the Thermal
Status Read should send a mask of 0xFFFFFFFD.
Figure 2-31. Thermal Status Word
31
6 5 4 3 2 1 0
Reserved
Critical Temperature Log
Critical Temperature Status
Bidirectional PROCHOT# Log
Bidirectional PROCHOT#
Status
TCC Activation Log
TCC Activation Status
2.5.2.6.21
Thermal Averaging Constant Write / Read
This feature allows the PECI host to control the window over which the estimated
processor PECI temperature is filtered. The host may configure this window as a power
of two. For example, programming a value of 5 results in a filtering window of 25 or 32
samples. The maximum programmable value is 8 or 256 samples. Programming a
value of zero would disable the PECI temperature averaging feature. The default value
of the thermal averaging constant is 4 which translates to an averaging window size of
24 or 16 samples. More details on the PECI temperature filtering function can be found
in Section 2.5.7.3.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
53
Figure 2-32. Thermal Averaging Constant Write / Read
31
4
3
0
PECI Temperature
Averaging Constant
RESERVED
Thermal Averaging Constant
2.5.2.6.22
Thermally Constrained Time Read
This features allows the PECI host to access the total time for which the processor has
been operating in a lowered power state due to TCC activation. The returned data
includes the time required to ramp back up to the original P-state target after TCC
activation expires. This timer does not include TCC activation as a result of an external
assertion of PROCHOT_N. This is tracked by a 32-bit counter with a resolution of 1mS
per count that rolls over or wraps around. On the processor PECI clients, the only logic
that can be thermally constrained is that supplied by VCC.
2.5.2.6.23
Current Limit Read
This read returns the current limit for the processor VCC power plane in 1/8A
increments. Actual current limit data is contained only in the lower 13 bits of the
response data. The default return value of 0x438 corresponds to a current limit value of
135A.
Figure 2-33. Current Config Limit Read Data
31
13
12
RESERVED
0
Current Limit for processor VCC
Current Config Limit Data
2.5.2.6.24
Accumulated Energy Status Read
This service can return the value of the total energy consumed by the entire processor
package or just the logic supplied by the VCC power plane as specified through the
parameter field in Table 2-8. This information is tracked by a 32-bit counter that wraps
around and continues counting on reaching its limit. Energy units for this read are
determined as per the Package Power SKU Unit settings described in
Section 2.5.2.6.13.
While Intel requires reading the accumulated energy data at least once every 16
seconds to ensure functional correctness, a more realistic polling rate recommendation
is once every 100mS for better accuracy. This feature assumes a 150W processor. In
general, as the power capability decreases, so will the minimum polling rate
requirement.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
54
When determining energy changes by subtracting energy values between successive
reads, Intel advocates using the 2’s complement method to account for counter wraparounds. Alternatively, adding all ‘F’s (‘0xFFFFFFFF’) to a negative result from the
subtraction will accomplish the same goal.
Figure 2-34. Accumulated Energy Read Data
0
31
Accumulated CPU Energy
Accumulated Energy Status
2.5.2.6.25
Power Limit for the VCC Power Plane Write / Read
This feature allows the PECI host to program the power limit over a specified time or
control window for the processor logic supplied by the VCC power plane. This typically
includes all the cores, home agent and last level cache. The processor does not support
power limiting on a per-core basis. Actual power limit values are chosen based on the
external VR (voltage regulator) capabilities. The units for the Power Limit and Control
Time Window are determined as per the Package Power SKU Unit settings described in
Section 2.5.2.6.13.
Since the exact VCC plane power limit value is a function of the platform VR, this
feature is not enabled by default and there are no default values associated with the
power limit value or the control time window. The Power Limit Enable bit in Figure 2-35
should be set to activate this feature. The Clamp Mode bit is also required to be set to
allow the cores to go into power states below what the operating system originally
requested. In general, this feature provides an improved mechanism for VR protection
compared to the input PROCHOT_N signal assertion method. Both power limit enabling
and initialization of power limit values can be done in the same command cycle. Setting
a power limit for the VCC plane enables turbo modes for associated logic. External VR
protection is guaranteed during boot through operation at safe voltage and frequency.
All RAPL parameter values including the power limit value, control time window, clamp
mode and enable bit will have to be specified correctly even if the intent is to change
just one parameter value when programming over PECI.
The usefulness of the VCC power plane RAPL may be somewhat limited if the platform
has a fully compliant external voltage regulator. However, platforms using lower cost
voltage regulators may find this feature useful. The VCC RAPL value is generally
expected to be a static value after initialization and there may not be any use cases for
dynamic control of VCC plane power limit values during run time. BIOS may be ideally
used to read the VR (and associated heat sink) capabilities and program the PCU with
the power limit information during boot. No matter what the method is, Intel
recommends exclusive use of just one entity or interface, PECI for instance, to manage
VCC plane power limiting needs. If PECI is being used to manage VCC plane power
limiting activities, BIOS should lock out all subsequent inband VCC plane power limiting
accesses by setting bit 31 of the PP0_POWER_LIMIT MSR and CSR to ‘1’.
The same conversion formula used for DRAM Power Limiting (see Section 2.5.2.6.9)
should be applied for encoding or programming the ‘Control Time Window’ in bits
[23:17].
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
55
Figure 2-35. Power Limit Data for VCC Power Plane
31
24
RESERVED
23
17
Control Time
Window
16
Clamp
Mode
15
14
Power Limit
Enable
0
VCC Plane Power Limit
VCC Power Plane Power Limit Data
2.5.2.6.26
Package Power Limits For Multiple Turbo Modes
This feature allows the PECI host to program two power limit values to support multiple
turbo modes. The operating systems and drivers can balance the power budget using
these two limits. Two separate PECI requests are available to program the lower and
upper 32 bits of the power limit data shown in Figure 2-36. The units for the Power
Limit and Control Time Window are determined as per the Package Power SKU Unit
settings described in Section 2.5.2.6.13 while the valid range for power limit values are
determined by the Package Power SKU settings described in Section 2.5.2.6.14. Setting
the Clamp Mode bits is required to allow the cores to go into power states below what
the operating system originally requested. The Power Limit Enable bits should be set to
enable the power limiting function. Power limit values, enable and clamp mode bits can
all be set in the same command cycle. All RAPL parameter values including the power
limit value, control time window, clamp mode and enable bit will have to be specified
correctly even if the intent is to change just one parameter value when programming
over PECI.
Intel recommends exclusive use of just one entity or interface, PECI for instance, to
manage all processor package power limiting and budgeting needs. If PECI is being
used to manage package power limiting activities, BIOS should lock out all subsequent
inband package power limiting accesses by setting bit 31 of the
PACKAGE_POWER_LIMIT MSR and CSR to ‘1’. The ‘power limit 1’ is intended to limit
processor power consumption to any reasonable value below TDP and defaults to TDP.
‘Power Limit 1’ values may be impacted by the processor heat sinks and system air
flow. Processor ‘power limit 2’ can be used as appropriate to limit the current drawn by
the processor to prevent any external power supply unit issues. The ‘Power Limit 2’
should always be programmed to a value (typically 20%) higher than ‘Power Limit 1’
and has no default value associated with it.
Though this feature is disabled by default and external programming is required to
enable, initialize and control package power limit values and time windows, the
processor package will still turbo to TDP if ‘Power Limit 1’ is not enabled or initialized.
‘Control Time Window#1’ (Power_Limit_1_Time also known as Tau) values may be
programmed to be within a range of 250 mS-40 seconds. ‘Control Time Window#2’
(Power_Limit_2_Time) values should be in the range 3 mS-10 mS.
The same conversion formula used for the DRAM Power Limiting feature (see
Section 2.5.2.6.9) should be applied when programming the ‘Control Time Window’ bits
[23:17] for ‘power limit 1’ in Figure 2-36. The ‘Control Time Window’ for ‘power limit 2’
can be directly programmed into bits [55:49] in units of mS without the aid of any
conversion formulas.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
56
Figure 2-36. Package Turbo Power Limit Data
63
56
55
49
Control Time
Window #2
RESERVED
48
Clamp
Mode #2
47
46
Power Limit
Enable #2
32
Power Limit # 2
Package Power Limit 2
31
24
RESERVED
23
17
Control Time
Window #1
16
Clamp
Mode #1
15
14
Power Limit
Enable #1
0
Power Limit # 1
Package Power Limit 1
2.5.2.6.27
Package Power Limit Performance Status Read
This service allows the PECI host to assess the performance impact of the currently
active power limiting modes. The read return data contains the total amount of time for
which the entire processor package has been operating in a power state that is lower
than what the operating system originally requested. This information is tracked by a
32-bit counter that wraps around. The unit for time is determined as per the Package
Power SKU Unit settings described in Section 2.5.2.6.13.
Figure 2-37. Package Power Limit Performance Data
0
31
Accumulated CPU Throttle Time
Accumulated CPU Throttle Time
2.5.2.6.28
Efficient Performance Indicator Read
The Efficient Performance Indicator (EPI) Read provides an indication of the total
number of productive cycles. Specifically, these are the cycles when the processor is
engaged in any activity to retire instructions and as a result, consuming energy. Any
power management entity monitoring this indicator should sample it at least once
every 4 seconds to enable detection of wraparounds. Refer to the processor Intel®
Xeon® Processor E5 v2 Product Family Datasheet, Volume Two: Registers, for details
on programming the IA32_ENERGY_PERFORMANCE_BIAS register to set the ‘Energy
Efficiency’ policy of the processor.
Figure 2-38. Efficient Performance Indicator Read
0
31
Efficient Performance Cycles
Efficient Performance Indicator Data
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
57
2.5.2.6.29
ACPI P-T Notify Write & Read
This feature enables the processor turbo capability when used in conjunction with the
PECI package RAPL or power limit. When the BMC sets the package power limit to a
value below TDP, it also determines a new corresponding turbo frequency and notifies
the OS using the ‘ACPI Notify’ mechanism as supported by the _PPC or performance
present capabilities object. The BMC then notifies the processor PCU using the PECI
‘ACPI P-T Notify’ service by programming a new state that is one p-state below the
turbo frequency sent to the OS via the _PPC method.
When the OS requests a p-state higher than what is specified in bits [7:0] of the PECI
ACPI P-T Notify data field, the CPU will treat it as request for P0 or turbo. The PCU will
use the IA32_ENERGY_PERFORMANCE_BIAS register settings to determine the exact
extent of turbo. Any OS p-state request that is equal to or below what is specified in
the PECI ACPI P-T Notify will be granted as long as the RAPL power limit does not
impose a lower p-state. However, turbo will not be enabled in this instance even if there
is headroom between the processor energy consumption and the RAPL power limit.
This feature does not affect the Thermal Monitor behavior of the processor nor is it
impacted by the setting of the power limit clamp mode bit.
Figure 2-39. ACPI P-T Notify Data
31
8
Reserved
7
0
New P1 state
ACPI P-T Notify Data
2.5.2.6.30
Caching Agent TOR Read
This feature allows the PECI host to read the Caching Agent (Cbo) Table of Requests
(TOR). This information is useful for debug in the event of a 3-strike timeout that
results in a processor IERR assertion. The 16-bit parameter field is used to specify the
Cbo index, TOR array index and bank number according to the following bit
assignments.
• Bits [1:0] - Bank Number - legal values from 0 to 2
• Bits [6:2] - TOR Array Index - legal values from 0 to 19
• Bits [10:7] - Cbo Index - legal values from 0 to 7
• Bit [11] - Read Mode - should be set to ‘0’ for TOR reads, ‘1’ for Core ID reads
• Bits [15:12] - Reserved
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
58
Bit[11] is the Read Mode bit and should be set to ‘0’ for TOR reads. The Read Mode bit
can alternatively be set to ‘1’ to read the ‘Core ID’ (with associated valid bit as shown in
Figure 2-40) that points to the first core that asserted the IERR. In this case bits [10:0]
of the parameter field are ignored. The ‘Core ID’ read may not return valid data until at
least 1 mS after the IERR assertion.
Figure 2-40. Caching Agent TOR Read Data
Note:
2.5.2.6.31
Reads to caching agents that are not enabled will return all zeroes. Refer to the debug handbook for
details on methods to interpret the crash dump results using the Cbo TOR data shown in Figure 2-40.
Thermal Margin Read
This service allows the PECI host to read the margin to the processor thermal profile or
load line. Thermal margin data is returned in the format shown in Figure 2-41 with a
sign bit, an integer part and a fractional part. A negative thermal margin value implies
that the processor is operating in violation of its thermal load line and may be indicative
of a need for more aggressive cooling mechanisms through a fan speed increase or
other means. This PECI service will continue to return valid margin values even when
the processor die temperature exceeds TProchot.
Figure 2-41. DTS Thermal Margin Read
31
16
RESERVED
2.5.2.7
15
14
Sign
Bit
6
Thermal Margin
(Integer Value)
5
0
Therm al Margin
(Fractional Value)
RdIAMSR()
The RdIAMSR() PECI command provides read access to Model Specific Registers
(MSRs) defined in the processor’s Intel® Architecture (IA). MSR definitions may be
found in the Intel® Xeon® Processor E5 v2 Product Family Datasheet, Volume Two:
Registers
. Refer to Table 2-11 for the exact listing of processor registers accessible
through this command.
2.5.2.7.1
Command Format
The RdIAMSR() format is as follows:
Write Length: 0x05
Read Length: 0x09 (qword)
Command: 0xb1
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
59
Description: Returns the data maintained in the processor IA MSR space as specified
by the ‘Processor ID’ and ‘MSR Address’ fields. The Read Length dictates the desired
data return size. This command supports only qword responses. All command
responses are prepended with a completion code that contains additional pass/fail
status information. Refer to Section 2.5.5.2 for details regarding completion codes.
2.5.2.7.2
Processor ID Enumeration
The ‘Processor ID’ field that is used to address the IA MSR space refers to a specific
logical processor within the CPU. The ‘Processor ID’ always refers to the same physical
location in the processor silicon regardless of configuration as shown in the example in
Figure 2-42. For example, if certain logical processors are disabled by BIOS, the
Processor ID mapping will not change. The total number of Processor IDs on a CPU is
product-specific.
‘Processor ID’ enumeration involves discovering the logical processors enabled within
the CPU package. This can be accomplished by reading the ‘Max Thread ID’ value
through the RdPkgConfig() command (Index 0, Parameter 3) described in
Section 2.5.2.6.12 and subsequently querying each of the supported processor
threads. Unavailable processor threads will return a completion code of 0x90.
Alternatively, this information may be obtained from the RESOLVED_CORES_MASK
register readable through the RdPCIConfigLocal() PECI command described in
Section 2.5.2.9 or other means. Bits [7:0] and [9:8] of this register contain the ‘Core
Mask’ and ‘Thread Mask’ information respectively. The ‘Thread Mask’ applies to all the
enabled cores within the processor package as indicated by the ‘Core Mask’. For the
processor PECI clients, the ‘Processor ID’ may take on values in the range 0 through
15.
Figure 2-42. Processor ID Construction Example
Cores 0,1.2...7
C7
T1
C6
C5
C4
C3
C2
C1
C0
T0
T1
T0
T1
T0
T1
T0
T1
T0
T1
T0
T1
T0
T1
15 14
13
12
11
10
9
8
7
6
5
4
3
2
1
Thread (0,1) Mask for Core4
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
60
T0
0 Processor
ID
(0..15)
Figure 2-43. RdIAMSR()
Note:
2.5.2.7.3
The 2-byte MSR Address field and read data field defined in Figure 2-43 are sent in standard PECI
ordering with LSB first and MSB last.
Supported Responses
The typical client response is a passing FCS, a passing Completion Code and valid data.
Under some conditions, the client’s response will indicate a failure.
Table 2-10. RdIAMSR() Response Definition
Response
Bad FCS
2.5.2.7.4
Meaning
Electrical error
Abort FCS
Illegal command formatting (mismatched RL/WL/Command Code)
CC: 0x40
Command passed, data is valid.
CC: 0x80
Response timeout. The processor was not able to generate the required response in a timely
fashion. Retry is appropriate.
CC: 0x81
Response timeout. The processor is not able to allocate resources for servicing this command
at this time. Retry is appropriate.
CC: 0x82
The processor hardware resources required to service this command are in a low power state.
Retry may be appropriate after modification of PECI wake mode behavior if appropriate.
CC: 0x90
Unknown/Invalid/Illegal Request
CC: 0x91
PECI control hardware, firmware or associated logic error. The processor is unable to process
the request.
RdIAMSR() Capabilities
The processor PECI client allows PECI RdIAMSR() access to the registers listed in
Table 2-11. These registers pertain to the processor core and uncore error banks
(machine check banks 0 through 19). Information on the exact number of accessible
banks for the processor device may be obtained by reading the IA32_MCG_CAP[7:0]
MSR (0x0179). This register may be alternatively read using a RDMSR RBIOS
instruction. Please consult the Intel® Xeon® Processor E5 v2 Product Family
Datasheet, Volume Two: Registers
for more information on the exact number of
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
61
cores supported by a particular processor SKU. Any attempt to read processor MSRs
that are not accessible over PECI or simply not implemented will result in a completion
code of 0x90.
PECI access to these registers is expected only when in-band access mechanisms are
not available.
Table 2-11. RdIAMSR() Services Summary
Processor
ID (byte)
MSR
Address
(dword)
0x0-0xF
0x0400
Processor
ID (byte)
MSR
Address
(dword)
IA32_MC0_CTL
0x0-0xF
0x041B
Meaning
Processor
ID (byte)
MSR
Address
(dword)
IA32_MC6_MISC
0x0-0xF
0x0436
IA32_MC13_ADDR
Meaning
Meaning
0x0-0xF
0x0280
IA32_MC0_CTL2
0x0-0xF
0x041C
IA32_MC7_CTL
0x0-0xF
0x0437
IA32_MC13_MISC
0x0-0xF
0x0401
IA32_MC0_STATUS
0x0-0xF
0x0287
IA32_MC7_CTL2
0x0-0xF
0x0438
IA32_MC14_CTL
0x0-0xF
0x0402
IA32_MC0_ADDR
0x0-0xF
0x041D
IA32_MC7_STATUS
0x0-0xF
0x028E
IA32_MC14_CTL2
0x0-0xF
0x0403
IA32_MC0_MISC1
0x0-0xF
0x041E
IA32_MC7_ADDR
0x0-0xF
0x0439
IA32_MC14_STATUS
0x0-0xF
0x0404
IA32_MC1_CTL
0x0-0xF
0x041F
IA32_MC7_MISC
0x0-0xF
0x043A
IA32_MC14_ADDR
0x0-0xF
0x0281
IA32_MC1_CTL2
0x0-0xF
0x0420
IA32_MC8_CTL
0x0-0xF
0x043B
IA32_MC14_MISC
0x0-0xF
0x0405
IA32_MC1_STATUS
0x0-0xF
0x0288
IA32_MC8_CTL2
0x0-0xF
0x043C
IA32_MC15_CTL
0x0-0xF
0x0406
IA32_MC1_ADDR
0x0-0xF
0x0421
IA32_MC8_STATUS
0x0-0xF
0x028F
IA32_MC15_CTL2
0x0-0xF
0x0407
IA32_MC1_MISC
0x0-0xF
0x0422
IA32_MC8_ADDR
0x0-0xF
0x043D
IA32_MC15_STATUS
0x0-0xF
0x0408
IA32_MC2_CTL2
0x0-0xF
0x0423
IA32_MC8_MISC
0x0-0xF
0x043E
IA32_MC15_ADDR
0x0-0xF
0x0282
IA32_MC2_CTL2
0x0-0xF
0x0424
IA32_MC9_CTL
0x0-0xF
0x043F
IA32_MC15_MISC
0x0-0xF
0x0409
IA32_MC2_STATUS
0x0-0xF
0x0289
IA32_MC9_CTL2
0x0-0xF
0x0440
IA32_MC16_CTL
0x040A
IA32_MC2_ADDR2
0x0-0xF
0x0425
IA32_MC9_STATUS
0x0-0xF
0x0290
IA32_MC16_CTL2
0x0-0xF
2
0x0-0xF
0x040B
IA32_MC2_MISC
0x0-0xF
0x0426
IA32_MC9_ADDR
0x0-0xF
0x0441
IA32_MC16_STATUS
0x0-0xF
0x040C
IA32_MC3_CTL
0x0-0xF
0x0427
IA32_MC9_MISC
0x0-0xF
0x0442
IA32_MC16_ADDR
0x0-0xF
0x0283
IA32_MC3_CTL2
0x0-0xF
0x0428
IA32_MC10_CTL
0x0-0xF
0x0443
IA32_MC16_MISC
0x0-0xF
0x040D
IA32_MC3_STATUS
0x0-0xF
0x028A
IA32_MC10_CTL2
0x0-0xF
0x0444
IA32_MC17_CTL
0x0-0xF
0x040E
IA32_MC3_ADDR
0x0-0xF
0x0429
IA32_MC10_STATUS
0x0-0xF
0x0291
IA32_MC17_CTL2
0x0-0xF
0x040F
IA32_MC3_MISC
0x0-0xF
0x042A
IA32_MC10_ADDR
0x0-0xF
0x0445
IA32_MC17_STATUS
0x0-0xF
0x0410
IA32_MC4_CTL
0x0-0xF
0x042B
IA32_MC10_MISC
0x0-0xF
0x0446
IA32_MC17_ADDR
0x0-0xF
0x0284
IA32_MC4_CTL2
0x0-0xF
0x042C
IA32_MC11_CTL
0x0-0xF
0x0447
IA32_MC17_MISC
0x0-0xF
0x0411
IA32_MC4_STATUS
0x0-0xF
0x028B
IA32_MC11_CTL2
0x0-0xF
0x0448
IA32_MC18_CTL
0x0-0xF
0x0412
IA32_MC4_ADDR2
0x0-0xF
0x042D
IA32_MC11_STATUS
0x0-0xF
0x0292
IA32_MC18_CTL2
0x0-0xF
0x0413
IA32_MC4_MISC2
0x0-0xF
0x042E
IA32_MC11_ADDR
0x0-0xF
0x0449
IA32_MC18_STATUS
0x0-0xF
0x0414
IA32_MC5_CTL
0x0-0xF
0x042F
IA32_MC11_MISC
0x0-0xF
0x044A
IA32_MC18_ADDR
0x0-0xF
0x0285
IA32_MC5_CTL2
0x0-0xF
0x0430
IA32_MC12_CTL
0x0-0xF
0x044B
IA32_MC18_MISC
0x0-0xF
0x0415
IA32_MC5_STATUS
0x0-0xF
0x028C
IA32_MC12_CTL2
0x0-0xF
0x044C
IA32_MC19_CTL
0x0-0xF
0x0416
IA32_MC5_ADDR
0x0-0xF
0x0431
IA32_MC12_STATUS
0x0-0xF
0x0293
IA32_MC19_CTL2
0x0-0xF
0x0417
IA32_MC5_MISC
0x0-0xF
0x0432
IA32_MC12_ADDR
0x0-0xF
0x044D
IA32_MC19_STATUS
0x0-0xF
0x0418
IA32_MC6_CTL
0x0-0xF
0x0433
IA32_MC12_MISC
0x0-0xF
0x044E
IA32_MC19_ADDR
0x0-0xF
0x0286
IA32_MC6_CTL2
0x0-0xF
0x0434
IA32_MC13_CTL
0x0-0xF
0x0179
IA32_MCG_CAP
0x0-0xF
0x0419
IA32_MC6_STATUS
0x0-0xF
0x028D
IA32_MC13_CTL2
0x0-0xF
0x017A
IA32_MCG_STATUS
0x0-0xF
0x041A
IA32_MC6_ADDR
0x0-0xF
0x0435
IA32_MC13_STATUS
0x0-0xF
0x0178
IA32_MCG_CONTAIN
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
62
Notes:
1.
The MCi_ADDR and MCi_MISC registers for machine check banks 2 & 4 are not implemented on the processors. The MCi_CTL
register for machine check bank 2 is also not implemented.
2.
The PECI host must determine the total number of machine check banks and the validity of the MCi_ADDR and MCi_MISC
register contents prior to issuing a read to the machine check bank similar to standard machine check architecture
enumeration and accesses.
3.
The information presented in Table 2-11 is applicable to the processor only. No association between bank numbers and logical
functions should be assumed for any other processor devices (past, present or future) based on the information presented in
Table 2-11.
4.
The processor banks 7 & 8 corresponding to QPI[1] and iMC[0] are not available on this processor. Reading any registers
within these banks will return all ‘0’s.
5.
The processor machine check banks 4 through 19 reside in the processor uncore and hence will return the same value
independent of the processor ID used to access these banks.
6.
The IA32_MCG_STATUS, IA32_MCG_CONTAIN and IA32_MCG_CAP are located in the uncore and will return the same value
independent of the processor ID used to access them.
7.
The processor machine check banks 0 through 3 are core-specific. Since the processor ID is thread-specific and not corespecific, machine check banks 0 through 3 will return the same value for a particular core independent of the thread
referenced by the processor ID.
8.
PECI accesses to the machine check banks may not be possible in the event of a core hang. A warm reset of the processor
may be required to read any sticky machine check banks.
9.
Valid processor ID values may be obtained by using the enumeration methods described in Section 2.5.2.7.2.
10. Reads to a machine check bank within a core or thread that is disabled will return all zeroes with a completion code of 0x90.
11. For SKUs where Intel QPI is disabled or absent, reads to the corresponding machine check banks will return all zeros with a
completion code of 0x40.
12. Table entries that are shaded represent services that are reserved: MC6, MC8, MC13, MC14, MC15, MC16
2.5.2.8
RdPCIConfig()
The RdPCIConfig() command provides sideband read access to the PCI configuration
space maintained in downstream devices external to the processor. PECI originators
may conduct a device/function/register enumeration sweep of this space by issuing
reads in the same manner that the BIOS would. A response of all 1’s may indicate that
the device/function/register is unimplemented even with a ‘passing’ completion code.
Alternatively, reads to unimplemented registers may return a completion code of 0x90
indicating an invalid request. Responses will follow normal PCI protocol.
PCI configuration addresses are constructed as shown in Figure 2-44. Under normal inband procedures, the Bus number would be used to direct a read or write to the proper
device. Actual PCI bus numbers for all PCI devices including the PCH are programmable
by BIOS. The bus number for PCH devices may be obtained by reading the CPUBUSNO
CSR. Refer to the Intel® Xeon® Processor E5 v2 Product Family Datasheet, Volume
Two: Registers document for details on this register.
Figure 2-44. PCI Configuration Address
31
28
Reserved
27
20
19
Bus
15
Device
14
12
Function
11
0
Register
PCI configuration reads may be issued in byte, word or dword granularities.
2.5.2.8.1
Command Format
The RdPCIConfig() format is as follows:
Write Length: 0x06
Read Length: 0x05 (dword)
Command: 0x61
Description: Returns the data maintained in the PCI configuration space at the
requested PCI configuration address. The Read Length dictates the desired data return
size. This command supports only dword responses with a completion code on the
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
63
processor PECI clients. All command responses are prepended with a completion code
that includes additional pass/fail status information. Refer to Section 2.5.5.2 for details
regarding completion codes.
Figure 2-45. RdPCIConfig()
Note:
2.5.2.8.2
The 4-byte PCI configuration address and read data field defined in Figure 2-45 are sent in standard
PECI ordering with LSB first and MSB last.
Supported Responses
The typical client response is a passing FCS, a passing Completion Code and valid data.
Under some conditions, the client’s response will indicate a failure.
The PECI client response can also vary depending on the address and data. It will
respond with a passing completion code if it successfully submits the request to the
appropriate location and gets a response. Exactly what the receiving agent does with
the data or how it responds is up to that agent and is outside the scope of PECI 3.0.
Table 2-12. RdPCIConfig() Response Definition
Response
Bad FCS
2.5.2.9
Meaning
Electrical error
Abort FCS
Illegal command formatting (mismatched RL/WL/Command Code)
CC: 0x40
Command passed, data is valid.
CC: 0x80
Response timeout. The processor was not able to generate the required response in a
timely fashion. Retry is appropriate.
CC: 0x81
Response timeout. The processor is not able to allocate resources for servicing this
command at this time. Retry is appropriate.
CC: 0x82
The processor hardware resources required to service this command are in a low power
state. Retry may be appropriate after modification of PECI wake mode behavior if
appropriate.
CC: 0x90
Unknown/Invalid/Illegal Request
CC: 0x91
PECI control hardware, firmware or associated logic error. The processor is unable to
process the request.
RdPCIConfigLocal()
The RdPCIConfigLocal() command provides sideband read access to the PCI
configuration space that resides within the processor. This includes all processor IIO
and uncore registers within the PCI configuration space as described in the Intel®
Xeon® Processor E5 v2 Product Family Datasheet, Volume Two: Registers document.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
64
PECI originators may conduct a device/function enumeration sweep of this space by
issuing reads in the same manner that the BIOS would. A response of all 1’s may
indicate that the device/function/register is unimplemented even with a ‘passing’
completion code. Alternatively, reads to unimplemented or hidden registers may return
a completion code of 0x90 indicating an invalid request. It is also possible that reads to
function 0 of non-existent IIO devices issued prior to BIOS POST may return all ‘0’s
with a passing completion code. PECI originators can access this space even prior to
BIOS enumeration of the system buses. There is no read restriction on accesses to
locked registers.
PCI configuration addresses are constructed as shown in Figure 2-46. Under normal inband procedures, the Bus number would be used to direct a read or write to the proper
device. PECI reads to the processor IIO devices should specify a bus number of ‘0000’
and reads to the rest of the processor uncore should specify a bus number of ‘0001’ for
bits [23:20] in Figure 2-46. Any request made with a bad Bus number is ignored and
the client will respond with all ‘0’s and a ‘passing’ completion code.
Figure 2-46. PCI Configuration Address for local accesses
23
20
19
Bus
2.5.2.9.1
15
14
Device
12
11
0
Function
Register
Command Format
The RdPCIConfigLocal() format is as follows:
Write Length: 0x05
Read Length: 0x02 (byte), 0x03 (word), 0x05 (dword)
Command: 0xe1
Description: Returns the data maintained in the PCI configuration space within the
processor at the requested PCI configuration address. The Read Length dictates the
desired data return size. This command supports byte, word and dword responses as
well as a completion code. All command responses are prepended with a completion
code that includes additional pass/fail status information. Refer to Section 2.5.5.2 for
details regarding completion codes.
Figure 2-47. RdPCIConfigLocal()
0
1
2
3
Client Address
Write Length
0x05
Read Length
{0x02,0x03,0x05}
Cmd Code
0xe1
Byte #
Byte
Definition
4
Host ID[7:1] &
Retry[0]
9
Completion
Code
LSB
12
Data (1, 2 or 4 bytes)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
7
PCI Configuration Address
11
10
LSB
6
5
65
8
MSB
13
FCS
14
MSB
FCS
Note:
2.5.2.9.2
The 3-byte PCI configuration address and read data field defined in Figure 2-47 are sent in standard
PECI ordering with LSB first and MSB last.
Supported Responses
The typical client response is a passing FCS, a passing Completion Code and valid data.
Under some conditions, the client’s response will indicate a failure.
The PECI client response can also vary depending on the address and data. It will
respond with a passing completion code if it successfully submits the request to the
appropriate location and gets a response. Exactly what the receiving agent does with
the data or how it responds is up to that agent and is outside the scope of PECI 3.0.
Table 2-13. RdPCIConfigLocal() Response Definition
Response
Bad FCS
2.5.2.10
Meaning
Electrical error
Abort FCS
Illegal command formatting (mismatched RL/WL/Command Code)
CC: 0x40
Command passed, data is valid.
CC: 0x80
Response timeout. The processor was not able to generate the required response in a
timely fashion. Retry is appropriate.
CC: 0x81
Response timeout. The processor is not able to allocate resources for servicing this
command at this time. Retry is appropriate.
CC: 0x82
The processor hardware resources required to service this command are in a low power
state. Retry may be appropriate after modification of PECI wake mode behavior if
appropriate.
CC: 0x90
Unknown/Invalid/Illegal Request
CC: 0x91
PECI control hardware, firmware or associated logic error. The processor is unable to
process the request.
WrPCIConfigLocal()
The WrPCIConfigLocal() command provides sideband write access to the PCI
configuration space that resides within the processor. PECI originators can access this
space even before BIOS enumeration of the system buses. The exact listing of
supported devices and functions for writes using this command on the processor is
defined in Table 2-19. The write accesses to registers that are locked will not take effect
but will still return a completion code of 0x40. However, write accesses to registers that
are hidden will return a completion code of 0x90.
Because a WrPCIConfigLocal() command results in an update to potentially critical
registers inside the processor, it includes an Assured Write FCS (AW FCS) byte as part
of the write data payload. Refer to the RS - Platform Environment Control Interface
(PECI) Specification, Rev 3.0 for the definition of the AW FCS protocol. In the event
that the AW FCS mismatches with the client-calculated FCS, the client will abort the
write and will always respond with a bad write FCS.
PCI Configuration addresses are constructed as shown in Figure 2-46. The write
command is subject to the same address configuration rules as defined in
Section 2.5.2.9. PCI configuration writes may be issued in byte, word or dword
granularity.
2.5.2.10.1
Command Format
The WrPCIConfigLocal() format is as follows:
Write Length: 0x07 (byte), 0x08 (word), 0x0a (dword)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
66
Read Length: 0x01
Command: 0xe5
AW FCS Support: Yes
Description: Writes the data sent to the requested register address. Write Length
dictates the desired write granularity. The command always returns a completion code
indicating pass/fail status. Refer to Section 2.5.5.2 for details on completion codes.
Figure 2-48. WrPCIConfigLocal()
0
1
2
3
Client Address
Write Length
{0x07, 0x08, 0x0a}
Read Length
0x01
Cmd Code
0xe5
Byte #
Byte
Definition
4
Host ID[7:1] &
Retry[0]
8
LSB
Note:
2.5.2.10.2
5
LSB
6
PCI Configuration Address
9
10
7
MSB
11
Data (1, 2 or 4 bytes)
MSB
12
13
14
15
AW FCS
FCS
Completion
Code
FCS
The 3-byte PCI configuration address and write data field defined in Figure 2-48 are sent in standard
PECI ordering with LSB first and MSB last.
Supported Responses
The typical client response is a passing FCS, a passing Completion Code and valid data.
Under some conditions, the client’s response will indicate a failure.
The PECI client response can also vary depending on the address and data. It will
respond with a passing completion code if it successfully submits the request to the
appropriate location and gets a response. Exactly what the receiving agent does with
the data or how it responds is up to that agent and is outside the scope of PECI 3.0.
Table 2-14. WrPCIConfigLocal() Response Definition
Response
Bad FCS
Meaning
Electrical error or AW FCS failure
Abort FCS
Illegal command formatting (mismatched RL/WL/Command Code)
CC: 0x40
Command passed, data is valid.
CC: 0x80
Response timeout. The processor was not able to generate the required response in a timely
fashion. Retry is appropriate.
CC: 0x81
Response timeout. The processor is not able to allocate resources for servicing this command
at this time. Retry is appropriate.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
67
Table 2-14. WrPCIConfigLocal() Response Definition
Response
2.5.2.10.3
Meaning
CC: 0x82
The processor hardware resources required to service this command are in a low power
state. Retry may be appropriate after modification of PECI wake mode behavior if
appropriate.
CC: 0x90
Unknown/Invalid/Illegal Request
CC: 0x91
PECI control hardware, firmware or associated logic error. The processor is unable to process
the request.
WrPCIConfigLocal() Capabilities
On the processor PECI clients, the PECI WrPCIConfigLocal() command provides a
method for programming certain integrated memory controller and IIO functions as
described in Table 2-15. Refer to the Intel® Xeon® Processor E5 v2 Product Family
Datasheet, Volume Two: Registers for more details on specific register definitions. It
also enables writing to processor REUT (Robust Electrical Unified Test) registers
associated with the Intel® QPI, PCIe* and DDR3 functions.
Table 2-15. WrPCIConfigLocal() Memory Controller and IIO Device/Function Support
Bus
Device
Function
Offset Range
Description
0000
0-5
0-7
000-FFFh
0001
15
0
104h-127h
Integrated Memory Controller MemHot Registers
0001
15
0
180h-1AFh
Integrated Memory Controller SMBus Registers
Integrated I/O (IIO) Configuration Registers
0001
15
1
080h-0CFh
Integrated Memory Controller RAS Registers (Scrub/Spare)
0001
16
0, 1, 4, 5
104h-18Bh
1F4h-1FFh
Integrated Memory Controller Thermal Control Registers
0001
16
2, 3, 6, 7
104h-147h
Integrated Memory Controller Error Registers
2.5.3
Client Management
2.5.3.1
Power-up Sequencing
The PECI client will not be available when the PWRGOOD signal is de-asserted. Any
transactions on the bus during this time will be completely ignored, and the host will
read the response from the client as all zeroes. PECI client initialization is completed
approximately 100 µS after the PWRGOOD assertion. This is represented by the start of
the PECI Client “Data Not Ready” (DNR) phase in Figure 2-49. While in this phase, the
PECI client will respond normally to the Ping() and GetDIB() commands and return the
highest processor die temperature of 0x0000 to the GetTemp() command. All other
commands will get a ‘Response Timeout’ completion in the DNR phase as shown in
Table 2-16. All PECI services with the exception of core MSR space accesses become
available ~500 µS after RESET_N de-assertion as shown in Figure 2-49. PECI will be
fully functional with all services including core accesses being available when the core
comes out of reset upon completion of the RESET microcode execution.
In the event of the occurrence of a fatal or catastrophic error, all PECI services with the
exception of core MSR space accesses will be available during the DNR phase to
facilitate debug through configuration space accesses.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
68
Table 2-16. PECI Client Response During Power-Up
Response During
‘Data Not Ready’
Command
Response During
‘Available Except Core Services’
Ping()
Fully functional
Fully functional
GetDIB()
Fully functional
Fully functional
GetTemp()
Client responds with a ‘hot’ reading or 0x0000
Fully functional
RdPkgConfig()
Client responds with a timeout completion
code of 0x81
Fully functional
WrPkgConfig()
Client responds with a timeout completion
code of 0x81
Fully functional
RdIAMSR()
Client responds with a timeout completion
code of 0x81
Client responds with a timeout
completion code of 0x81
RdPCIConfigLocal()
Client responds with a timeout completion
code of 0x81
Fully functional
WrPCIConfigLocal()
Client responds with a timeout completion
code of 0x81
Fully functional
RdPCIConfig()
Client responds with a timeout completion
code of 0x81
Fully functional
In the event that the processor is tri-stated using power-on-configuration controls, the
PECI client will also be tri-stated. Processor tri-state controls are described in
Section 7.3, “Power-On Configuration (POC) Options”.
Figure 2-49. The Processor PECI Power-up Timeline()
PWRGOOD
RESET_N
Core execution
PECI Client
Status
SOCKET_ID[1:0]
2.5.3.2
In Reset
In Reset
Data Not Ready
X
Resetidle
uCode
running
Boot
BIOS
Available except core
services
Fully Operational
SOCKET ID Valid
Device Discovery
The PECI client is available on all processors. The presence of a PECI enabled processor
in a CPU socket can be confirmed by using the Ping() command described in
Section 2.5.2.1. Positive identification of the PECI revision number can be achieved by
issuing the GetDIB() command. The revision number acts as a reference to the PECI
specification document applicable to the processor client definition. Please refer to
Section 2.5.2.2 for details on GetDIB response formatting.
2.5.3.3
Client Addressing
The PECI client assumes a default address of 0x30. The PECI client address for the
processor is configured through the settings of the SOCKET_ID[1:0] signals. Each
processor socket in the system requires that the two SOCKET_ID signals be configured
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
69
to a different PECI addresses. Strapping the SOCKET_ID[1:0] pins results in the client
addresses shown in Table 2-17. These package strap(s) are evaluated at the assertion
of PWRGOOD (as depicted in Figure 2-49). Refer to the Romley Platform Design Guide
for recommended resistor values for establishing non-default SOCKET_ID settings.
The client address may not be changed after PWRGOOD assertion, until the next power
cycle on the processor. Removal of a processor from its socket or tri-stating a processor
will have no impact to the remaining non-tri-stated PECI client addresses. Since each
socket in the system should have a unique PECI address, the SOCKET_ID strapping is
required to be unique for each socket.
Table 2-17. SOCKET ID Strapping
2.5.3.4
SOCKET_ID[1] Strap
SOCKET_ID[0] Strap
PECI Client Address
Ground
Ground
0x30
Ground
VTT
0x31
VTT
Ground
0x32
VTT
VTT
0x33
C-states
The processor PECI client may be fully functional in most core and package C-states.
• The Ping(), GetDIB(), GetTemp(), RdPkgConfig() and WrPkgConfig() commands
have no measurable impact on CPU power in any of the core or package C-states.
• The RdIAMSR() command will complete normally unless the targeted core is in a Cstate that is C3 or deeper. The PECI client will respond with a completion code of
0x82 (see Table 2-22 for definition) for RdIAMSR() accesses in core C-states that
are C3 or deeper.
• The RdPCIConfigLocal(), WrPCIConfigLocal(), and RdPCIConfig() commands will
not impact the core C-states but may have a measurable impact on the package Cstate. The PECI client will successfully return data without impacting package Cstate if the resources needed to service the command are not in a low power state.
— If the resources required to service the command are in a low power state, the
PECI client will respond with a completion code of 0x82 (see Table 2-22 for
definition). If this is the case, setting the “Wake on PECI” mode bit as described
in Section 2.5.2.6 can cause a package ‘pop-up’ to the C2 state and enable
successful completion of the command. The exact power impact of a pop-up to
C2 will vary by product SKU, the C-state from which the pop-up is initiated and
the negotiated PECI bit rate.
Table 2-18. Power Impact of PECI Commands vs. C-states (Sheet 1 of 2)
Command
Power Impact
Ping()
Not measurable
GetDIB()
Not measurable
GetTemp()
Not measurable
RdPkgConfig()
Not measurable
WrPkgConfig()
Not measurable
RdIAMSR()
Not measurable. PECI client will not return valid data in core C-state that is C3 or
deeper
RdPCIConfigLocal()
May require package ‘pop-up’ to C2 state
WrPCIConfigLocal()
May require package ‘pop-up’ to C2 state
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
70
Table 2-18. Power Impact of PECI Commands vs. C-states (Sheet 2 of 2)
Command
RdPCIConfig()
2.5.3.5
Power Impact
May require package ‘pop-up’ to C2 state
S-states
The processor PECI client is always guaranteed to be operational in the S0 sleep state.
• The Ping(), GetDIB(), GetTemp(), RdPkgConfig(), WrPkgConfig(),
RdPCIConfigLocal() and WrPCIConfigLocal() will be fully operational in S0 and S1.
Responses in S3 or deeper states are dependent on POWERGOOD assertion status.
• The RdPCIConfig() and RdIAMSR() responses are guaranteed in S0 only. Behavior
in S1 or deeper states is indeterminate.
• PECI behavior is indeterminate in the S3, S4 and S5 states and responses to PECI
originator requests when the PECI client is in these states cannot be guaranteed.
2.5.3.6
Processor Reset
The processor PECI client is fully reset on all RESET_N assertions. Upon deassertion of
RESET_N where power is maintained to the processor (otherwise known as a ‘warm
reset’), the following are true:
• The PECI client assumes a bus Idle state.
• The Thermal Filtering Constant is retained.
• PECI SOCKET_ID is retained.
• GetTemp() reading resets to 0x0000.
• Any transaction in progress is aborted by the client (as measured by the client no
longer participating in the response).
• The processor client is otherwise reset to a default configuration.
PECI commands that utilize processor resources being reset will receive a ‘resource
unavailable’ response till the reset sequence is completed.
2.5.3.7
System Service Processor (SSP) Mode Support
Sockets in SSP mode have limited PECI command support. Only the following PECI
commands will be supported while in SSP mode. Other PECI commands are not
guaranteed to complete in this mode.
• Ping
• RdPCIConfigLocal
• WrPCIConfigLocal (all uncore and IIO CSRs within the processor PCI configuration
space will be accessible)
• RdPkgConfig (Index 0 only)
Sockets remain in SSP mode until the "Go" handshake is received. This is applicable to
the following SSP modes.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
71
2.5.3.7.1
BMC INIT Mode
The BMC INIT boot mode is used to provide a quick and efficient means to transfer
responsibility for uncore configuration to a service processor like the BMC. In this
mode, the socket performs a minimal amount of internal configuration and then waits
for the BMC or service processor to complete the initialization.
2.5.3.7.2
Link Init Mode
In cases where the Firmware Agent socket cannot be resolved, the socket is placed in
Link Init mode. The socket performs a minimal amount of internal configuration and
waits for complete configuration by BIOS.
2.5.3.8
Processor Error Handling
Availability of PECI services may be affected by the processor PECI client error status.
Server manageability requirements place a strong emphasis on continued availability of
PECI services to facilitate logging and debug of the error condition.
• Most processor PECI client services are available in the event of a CAT_ERR_N
assertion though they cannot be guaranteed.
• The Ping(), GetDIB(), GetTemp(), RdPkgConfig() and WrPkgConfig() commands will
be serviced if the source of the CAT_ERR_N assertion is not in the processor power
control unit hardware, firmware or associated register logic. Additionally, the
RdPCIConfigLocal() and WrPCIConfigLocal() commands may also be serviced in this
case.
• It is recommended that the PECI originator read Index 0/Parameter 5 using the
RdPkgConfig() command to debug the CAT_ERR_N assertion.
— The PECI client will return the 0x91 completion code if the CAT_ERR_N
assertion is caused by the PCU hardware, firmware or associated logic errors.
In such an event, only the Ping(), GetTemp() and GetDIB() PECI commands
may be serviced. All other processor PECI services will be unavailable and
further debug of the processor error status will not be possible.
— If the PECI client returns a passing completion code, the originator should use
the response data to determine the cause of the CAT_ERR_N assertion. In such
an event, it is also recommended that the PECI originator determine the exact
suite of available PECI client services by issuing each of the PECI commands.
The processor will issue ‘timeout’ responses for those services that may not be
available.
— If the PECI client continues to return the 0x81 completion code in response to
multiple retries of the RdPkgConfig() command, no PECI services, with the
exception of the Ping(), GetTemp() and GetDIB(), will be guaranteed.
• The RdIAMSR() command may be serviced during a CAT_ERR_N assertion though it
cannot be guaranteed.
2.5.3.9
Originator Retry and Timeout Policy
The PECI originator may need to retry a command if the processor PECI client responds
with a ‘response timeout’ completion code or a bad Read FCS. In each instance, the
processor PECI client may have started the operation but not completed it yet. When
the 'retry' bit is set, the PECI client will ignore a new request if it exactly matches a
previous valid request.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
72
The processor PECI client will not clear the semaphore that was acquired to service the
request until the originator sends the ‘retry’ request in a timely fashion to successfully
retrieve the response data. In the absence of any automatic timeouts, this could tie up
shared resources and result in artificial bandwidth conflicts.
2.5.3.10
Enumerating PECI Client Capabilities
The PECI host originator should be designed to support all optional but desirable
features from all processors of interest. Each feature has a discovery method and
response code that indicates availability on the destination PECI client.
The first step in the enumeration process would be for the PECI host to confirm the
Revision Number through the use of the GetDIB() command. The revision number
returned by the PECI client processor always maps to the revision number of the PECI
specification that it is designed to. The Minor Revision Number as described in Table 2-2
may be used to identify the subset of PECI commands that the processor in question
supports for any major PECI revision.
The next step in the enumeration process is to utilize the desired command suite in a
real execution context. If the Write FCS response is an Abort FCS or if the data
returned includes an “Unknown/Invalid/Illegal Request” completion code (0x90), then
the command is unsupported.
Enumerating known commands without real, execution context data, or attempting
undefined commands, is dangerous because a write command could result in
unexpected behavior if the data is not properly formatted. Methods for enumerating
write commands using carefully constructed and innocuous data are possible, but are
not guaranteed by the PECI client definition.
This enumeration procedure is not robust enough to detect differences in bit definitions
or data interpretation in the message payload or client response. Instead, it is only
designed to enumerate discrete features.
2.5.4
Multi-Domain Commands
The processor does not support multiple domains, but it is possible that future products
will, and the following tables are included as a reference for domain-specific definitions.
Table 2-19. Domain ID Definition
Domain ID
Domain Number
0b01
0
0b10
1
Table 2-20. Multi-Domain Command Code Reference (Sheet 1 of 2)
Command Name
Domain 0
Code
Domain 1
Code
GetTemp()
0x01
0x02
RdPkgConfig()
0xa1
0xa2
WrPkgConfig()
0xa5
0xa6
RdIAMSR()
0xb1
0xb2
RdPCIConfig()
0x61
0x62
RdPCIConfigLocal()
0xe1
0xe2
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
73
Table 2-20. Multi-Domain Command Code Reference (Sheet 2 of 2)
Command Name
Domain 0
Code
Domain 1
Code
WrPCIConfigLocal()
0xe5
0xe6
2.5.5
Client Responses
2.5.5.1
Abort FCS
The Client responds with an Abort FCS (refer to RS - Platform Environment Control
Interface (PECI) Specification, Rev 3.0 for details) under the following conditions:
• The decoded command is not understood or not supported on this processor (this
includes good command codes with bad Read Length or Write Length bytes).
• Assured Write FCS (AW FCS) failure. Under most circumstances, an Assured Write
failure will appear as a bad FCS. However, when an originator issues a poorly
formatted command with a miscalculated AW FCS, the client will intentionally abort
the FCS in order to guarantee originator notification.
2.5.5.2
Completion Codes
Some PECI commands respond with a completion code byte. These codes are designed
to communicate the pass/fail status of the command and may also provide more
detailed information regarding the class of pass or fail. For all commands listed in
Section 2.5.2 that support completion codes, the definition in the following table
applies. Throughout this document, a completion code reference may be abbreviated
with ‘CC’.
An originator that is decoding these commands can apply a simple mask as shown in
Table 2-21 to determine a pass or fail. Bit 7 is always set on a command that did not
complete successfully and is cleared on a passing command.
Table 2-21. Completion Code Pass/Fail Mask
0xxx xxxxb
Command passed
1xxx xxxxb
Command failed
Table 2-22. Device Specific Completion Code (CC) Definition
Completion
Code
0x40
Description
Command Passed
CC: 0x80
Response timeout. The processor was not able to generate the required response in a timely
fashion. Retry is appropriate.
CC: 0x81
Response timeout. The processor was not able to allocate resources for servicing this
command. Retry is appropriate.
CC: 0x82
The processor hardware resources required to service this command are in a low power
state. Retry may be appropriate after modification of PECI wake mode behavior if
appropriate.
CC: 0x83-8F
Reserved
CC: 0x90
Unknown/Invalid/Illegal Request
CC: 0x91
PECI control hardware, firmware or associated logic error. The processor is unable to process
the request.
CC: 0x92-9F
Reserved
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
74
Note:
The codes explicitly defined in Table 2-22 may be useful in PECI originator response
algorithms. Reserved or undefined codes may also be generated by a PECI client
device, and the originating agent must be capable of tolerating any code. The Pass/Fail
mask defined in Table 2-21 applies to all codes, and general response policies may be
based on this information. Refer to Section 2.5.6 for originator response policies and
recommendations.
2.5.6
Originator Responses
The simplest policy that an originator may employ in response to receipt of a failing
completion code is to retry the request. However, certain completion codes or FCS
responses are indicative of an error in command encoding and a retry will not result in
a different response from the client. Furthermore, the message originator must have a
response policy in the event of successive failure responses. Refer to Table 2-22 for
originator response guidelines.
Refer to the definition of each command in Section 2.5.2 for a specific definition of
possible command codes or FCS responses for a given command. The following
response policy definition is generic, and more advanced response policies may be
employed at the discretion of the originator developer.
Table 2-23. Originator Response Guidelines
Response
After 1 Attempt
After 3 Attempts
Bad FCS
Retry
Fail with PECI client device error.
Abort FCS
Retry
Fail with PECI client device error if command was not illegal or
malformed.
CC: 0x8x
Retry
The PECI client has failed in its attempts to generate a response.
Notify application layer.
CC: 0x9x
Abandon any further
attempts and notify
application layer
None (all 0’s)
Force bus idle (drive
low) for 1mS and retry
CC: 0x4x
Pass
n/a
Good FCS
Pass
n/a
n/a
Fail with PECI client device error. Client may not be alive or may be
otherwise unresponsive (for example, it could be in RESET).
2.5.7
DTS Temperature Data
2.5.7.1
Format
The temperature is formatted in a 16-bit, 2’s complement value representing a number
of 1/64 degrees Celsius. This format allows temperatures in a range of +/-512° C to be
reported to approximately a 0.016° C resolution.
Figure 2-50. Temperature Sensor Data Format
MSB
Upper nibble
S
Sign
x
MSB
Lower nibble
x
x
x
x
x
LSB
Upper nibble
x
x
Integer Value (0-511)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
x
x
LSB
Lower nibble
x
x
x
x
Fractional Value (~0.016)
75
x
2.5.7.2
Interpretation
The resolution of the processor’s Digital Thermal Sensor (DTS) is approximately 1°C,
which can be confirmed by a RDMSR from the IA32_THERM_STATUS MSR where it is
architecturally defined. The MSR read will return only bits [13:6] of the PECI
temperature sensor data defined in Figure 2-50. PECI temperatures are sent through a
configurable low-pass filter prior to delivery in the GetTemp() response data. The
output of this filter produces temperatures at the full 1/64°C resolution even though
the DTS itself is not this accurate.
Temperature readings from the processor are always negative in a 2’s complement
format, and imply an offset from the processor TProchot (PECI = 0). For example, if the
processor TProchot is 100°C, a PECI thermal reading of -10 implies that the processor is
running at approximately 10°C below TProchot or 90°C. PECI temperature readings are
not reliable at temperatures above TProchot since the processor is outside its operating
range and hence, PECI temperature readings are never positive.
The changes in PECI data counts are approximately linear in relation to changes in
temperature in degrees Celsius. A change of ‘1’ in the PECI count represents roughly a
temperature change of 1 degree Celsius. This linearity is approximate and cannot be
guaranteed over the entire range of PECI temperatures, especially as the offset from
the maximum PECI temperature (zero) increases.
2.5.7.3
Temperature Filtering
The processor digital thermal sensor (DTS) provides an improved capability to monitor
device hot spots, which inherently leads to more varying temperature readings over
short time intervals. Coupled with the fact that typical fan speed controllers may only
read temperatures at 4Hz, it is necessary for the thermal readings to reflect thermal
trends and not instantaneous readings. Therefore, PECI supports a configurable lowpass temperature filtering function that is expressed by the equation:
TN = (1-α) * TN-1 + α * TSAMPLE
where TN and TN-1 are the current and previous averaged PECI temperature values
respectively, TSAMPLE is the current PECI temperature sample value and the variable
‘α’ = 1/2X, where ‘X’ is the ‘Thermal Averaging Constant’ that is programmable as
described in Section 2.5.2.6.21.
2.5.7.4
Reserved Values
Several values well out of the operational range are reserved to signal temperature
sensor errors. These are summarized in Table 2-24.
Table 2-24. Error Codes and Descriptions
Error Code
Description
0x8000
General Sensor Error (GSE)
0x8001
Reserved
0x8002
Sensor is operational, but has detected a temperature below its operational range
(underflow)
0x8003-0x81ff
Reserved
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
76
Technologies
3
Technologies
3.1
Intel® Virtualization Technology (Intel® VT)
Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple
independent systems to software. This allows multiple, independent operating systems
to run simultaneously on a single system. Intel VT comprises technology components
to support virtualization of platforms based on Intel architecture microprocessors and
chipsets.
• Intel® Virtualization Technology (Intel® VT) for Intel® 64 and IA-32
Intel® Architecture (Intel® VT-x) adds hardware support in the processor to
improve the virtualization performance and robustness. Intel VT-x specifications
and functional descriptions are included in the Intel® 64 and IA-32 Architectures
Software Developer’s Manual, Volume 3B and is available at
http://www.intel.com/products/processor/manuals/index.htm
• Intel® Virtualization Technology (Intel® VT) for Directed I/O
(Intel® VT-d) adds processor and uncore implementations to support and
improve I/O virtualization performance and robustness. The Intel VT-d spec and
other Intel VT documents can be referenced at
http://www.intel.com/technology/virtualization/index.htm
3.1.1
Intel® VT-x Objectives
Intel VT-x provides hardware acceleration for virtualization of IA platforms. Virtual
Machine Monitor (VMM) can use Intel VT-x features to provide improved reliable
virtualized platform. By using Intel VT-x, a VMM is:
• Robust: VMMs no longer need to use para-virtualization or binary translation. This
means that they will be able to run off-the-shelf OS’s and applications without any
special steps.
• Enhanced: Intel VT enables VMMs to run 64-bit guest operating systems on IA x86
processors.
• More reliable: Due to the hardware support, VMMs can now be smaller, less
complex, and more efficient. This improves reliability and availability and reduces
the potential for software conflicts.
• More secure: The use of hardware transitions in the VMM strengthens the isolation
of VMs and further prevents corruption of one VM from affecting others on the
same system.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
77
Technologies
3.1.2
Intel® VT-x Features
The processor core supports the following Intel VT-x features:
• Extended Page Tables (EPT)
— hardware assisted page table virtualization
— eliminates VM exits from guest OS to the VMM for shadow page-table
maintenance
• Virtual Processor IDs (VPID)
— Ability to assign a VM ID to tag processor core hardware structures (e.g., TLBs)
— This avoids flushes on VM transitions to give a lower-cost VM transition time
and an overall reduction in virtualization overhead.
• Guest Preemption Timer
— Mechanism for a VMM to preempt the execution of a guest OS after an amount
of time specified by the VMM. The VMM sets a timer value before entering a
guest
— The feature aids VMM developers in flexibility and Quality of Service (QoS)
guarantees
• Descriptor-Table Exiting
— Descriptor-table exiting allows a VMM to protect a guest OS from internal
(malicious software based) attack by preventing relocation of key system data
structures like IDT (interrupt descriptor table), GDT (global descriptor table),
LDT (local descriptor table), and TSS (task segment selector).
— A VMM using this feature can intercept (by a VM exit) attempts to relocate
these data structures and prevent them from being tampered by malicious
software.
• Pause Loop Exiting (PLE)
— PLE aims to improve virtualization performance and enhance the scaling of
virtual machines with multiple virtual processors
— PLE attempts to detect lock-holder preemption in a VM and helps the VMM to
make better scheduling decisions
• APIC Virtualization (APICv)
— APICv adds hardware support in the processor to reduce the overhead of virtual
interrupt processing (APIC accesses and interrupt delivery). This benefits
mostly interrupt intensive workloads.
— In a virtualized environment the virtual machine manager (VMM) must emulate
nearly all guest OS accesses to the advanced programmable interrupt
controller (APIC) registers which requires "VM exits" (time-consuming
transitions to the VMM for emulation and back). These exits are a major source
of overhead in a virtual environment. Intel's Advanced Programmable Interrupt
Controller virtualization (APICv) reduces the number of exits by redirecting
most guest OS APIC reads/writes to a virtual-APIC page to allow most reads to
occur without VM exits.
3.1.3
Intel® VT-d Objectives
The key Intel VT-d objectives are domain-based isolation and hardware-based
virtualization. A domain can be abstractly defined as an isolated environment in a
platform to which a subset of host physical memory is allocated. Virtualization allows
for the creation of one or more partitions on a single system. This could be multiple
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
78
Technologies
partitions in the same operating system, or there can be multiple operating system
instances running on the same system – offering benefits such as system
consolidation, legacy migration, activity partitioning or security.
3.1.3.1
Intel VT-d Features Supported
The processor supports the following Intel VT-d features:
• Root entry, context entry, and default context
• Support for 4-K page sizes only
• Support for register-based fault recording only (for single entry only) and support
for MSI interrupts for faults
— Support for fault collapsing based on Requester ID
• Support for both leaf and non-leaf caching
• Support for boot protection of default page table
— Support for non-caching of invalid page table entries
• Support for hardware based flushing of translated but pending writes and pending
reads upon IOTLB invalidation.
• Support for page-selective IOTLB invalidation.
• Support for ARI (Alternative Requester ID - a PCI SIG ECR for increasing the
function number count in a PCIe device) to support IOV devices.
• Improved invalidation architecture
• End point caching support (ATS)
• Interrupt remapping
3.1.4
Intel® Virtualization Technology Processor Extensions
The processor supports the following Intel VT Processor Extensions features:
• Large Intel VT-d Pages
— Adds 2 MB and 1 GB page sizes to Intel VT-d implementations
— Matches current support for Extended Page Tables (EPT)
— Ability to share CPU's EPT page-table (with super-pages) with Intel VT-d
— Benefits:
• Less memory foot-print for I/O page-tables when using super-pages
• Potential for improved performance - Due to shorter page-walks, allows
hardware optimization for IOTLB
• Transition latency reductions expected to improve virtualization performance
without the need for VMM enabling. This reduces the VMM overheads further and
increase virtualization performance.
3.2
Security Technologies
3.2.1
Intel® Trusted Execution Technology
Intel TXT defines platform-level enhancements that provide the building blocks for
creating trusted platforms.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
79
Technologies
The Intel TXT platform helps to provide the authenticity of the controlling environment
such that those wishing to rely on the platform can make an appropriate trust decision.
The Intel TXT platform determines the identity of the controlling environment by
accurately measuring and verifying the controlling software.
Another aspect of the trust decision is the ability of the platform to resist attempts to
change the controlling environment. The Intel TXT platform will resist attempts by
software processes to change the controlling environment or bypass the bounds set by
the controlling environment.
Intel TXT is a set of extensions designed to provide a measured and controlled launch
of system software that will then establish a protected environment for itself and any
additional software that it may execute.
These extensions enhance two areas:
• The launching of the Measured Launched Environment (MLE).
• The protection of the MLE from potential corruption.
The enhanced platform provides these launch and control interfaces using Safer Mode
Extensions (SMX).
The SMX interface includes the following functions:
• Measured/Verified launch of the MLE.
• Mechanisms to ensure the above measurement is protected and stored in a secure
location.
• Protection mechanisms that allow the MLE to control attempts to modify itself.
For more information refer to the RS - Intel® Trusted Execution Technology BIOS
Specification and Intel® Trusted Execution Technology Software Development Guide.
For more information on Intel Trusted Execution Technology, see
http://www.intel.com/technology/security/
3.2.2
Intel® Trusted Execution Technology – Server Extensions
• Software binary compatible with Intel® Trusted Execution Technology for Servers
• Provides measurement of runtime firmware, including SMM
• Enables run-time firmware in trusted session: BIOS and SSP
• Covers support for existing and expected future Server RAS features
• Only requires portions of BIOS to be trusted, for example, Option ROMs need not
be trusted
• Supports S3 State without teardown: Since BIOS is part of the trust chain
For more information on Intel TXT Server Extensions, refer to the Intel® Trusted
Execution Technology (Intel® TXT) Server BIOS Specification.
3.2.3
AES Instructions
These instructions enable fast and secure data encryption and decryption, using the
Advanced Encryption Standard (AES) which is defined by FIPS Publication number 197.
Since AES is the dominant block cipher, and it is deployed in various protocols, the new
instructions will be valuable for a wide range of applications.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
80
Technologies
The architecture consists of six instructions that offer full hardware support for AES.
Four instructions support the AES encryption and decryption, and the other two
instructions support the AES key expansion. Together, they offer a significant increase
in performance compared to pure software implementations.
The AES instructions have the flexibility to support all three standard AES key lengths,
all standard modes of operation, and even some nonstandard or future variants.
Beyond improving performance, the AES instructions provide important security
benefits. Since the instructions run in data-independent time and do not use lookup
tables, they help in eliminating the major timing and cache-based attacks that threaten
table-based software implementations of AES. In addition, these instructions make AES
simple to implement, with reduced code size. This helps reducing the risk of
inadvertent introduction of security flaws, such as difficult-to-detect side channel leaks.
3.2.4
Execute Disable Bit
Intel's Execute Disable Bit functionality can help prevent certain classes of malicious
buffer overflow attacks when combined with a supporting operating system.
• Allows the processor to classify areas in memory by where application code can
execute and where it cannot.
• When a malicious worm attempts to insert code in the buffer, the processor
disables code execution, preventing damage and worm propagation.
3.3
Intel® Secure Key
This was formerly known as Digital Random Number Generator (DRNG).
The processor supports an on-die digital random number generator (DRNG). This
implementation is based on the ANSI X9.82 2007 draft and the NIST SP800-90
specification.
The X9.82 standard describes two components necessary to generate high quality
random numbers: an Entropy Source and a Deterministic Random Bit Generator
(DRBG). The Entropy Source is also referred to as a Non-Deterministic Random Bit
Generator (NRBG).
3.4
Intel® OS Guard
This was formerly known as Supervisor Mode Execution Protection (SMEP)
Supervisor Mode Execution Protection Bit (SMEP) prevents execution and calls to the
operating system by compromised application in the user mode or code pages. This
also allows additional malware protection over existing Intel XD bit technology.
3.5
Intel® Hyper-Threading Technology
The processor supports Intel® Hyper-Threading Technology (Intel® HT Technology),
which allows an execution core to function as two logical processors. While some
execution resources such as caches, execution units, and buses are shared, each
logical processor has its own architectural state with its own set of general-purpose
registers and control registers. This feature must be enabled via the BIOS and requires
operating system support. For enabling details, please refer to the Intel® Xeon®
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
81
Technologies
Processor E5 v2 Product Family Datasheet, Volume Two: Registers
details.
for enabling
For more information on Intel Hyper-Threading Technology, see
http://www.intel.com/products/ht/hyperthreading_more.htm.
3.6
Intel® Turbo Boost Technology
Intel Turbo Boost Technology is a feature that allows the processor to opportunistically
and automatically run faster than its rated operating frequency if it is operating below
power, temperature, and current limits. The result is increased performance in multithreaded and single threaded workloads. It should be enabled in the BIOS for the
processor to operate with maximum performance. Refer to the Intel® Xeon®
Processor E5 v2 Product Family Datasheet, Volume Two: Registers
for enabling
details.
3.6.1
Intel® Turbo Boost Operating Frequency
The processor’s rated frequency assumes that all execution cores are running an
application at the thermal design power (TDP). However, under typical operation, not
all cores are active. Therefore most applications are consuming less than the TDP at the
rated frequency. To take advantage of the available TDP headroom, the active cores can
increase their operating frequency.
To determine the highest performance frequency amongst active cores, the processor
takes the following into consideration:
• The number of cores operating in the C0 state.
• The estimated current consumption.
• The estimated power consumption.
• The die temperature.
Any of these factors can affect the maximum frequency for a given workload. If the
power, current, or thermal limit is reached, the processor will automatically reduce the
frequency to stay with its TDP limit.
Note:
Intel Turbo Boost Technology is only active if the operating system is requesting the P0
state. For more information on P-states and C-states refer to Section 4, “Power
Management”.
3.7
Enhanced Intel SpeedStep® Technology
The processor supports Enhanced Intel SpeedStep Technology as an advanced means
of enabling very high performance while also meeting the power-conservation needs of
the platform.
Enhanced Intel SpeedStep Technology builds upon that architecture using design
strategies that include the following:
• Separation between Voltage and Frequency Changes. By stepping voltage up
and down in small increments separately from frequency changes, the processor is
able to reduce periods of system unavailability (which occur during frequency
change). Thus, the system is able to transition between voltage and frequency
states more often, providing improved power/performance balance.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
82
Technologies
• Clock Partitioning and Recovery. The bus clock continues running during state
transition, even when the core clock and Phase-Locked Loop are stopped, which
allows logic to remain active. The core clock is also able to restart more quickly
under Enhanced Intel SpeedStep Technology.
For additional information on Enhanced Intel SpeedStep Technology see Section 4.2.1.
3.8
Intel® Intelligent Power Technology
Intel® Intelligent Power Technology conserves power while delivering advanced powermanagement capabilities at the rack, group, and data center level. Providing the
highest system-level performance per watt with “Automated Low Power States” and
“Integrated Power Gates”. Improvements to this processor generation are:
• Intel Network Power Management Technology
• Intel Power Tuning Technology
For more information on Intel Intelligent Power Technology, see this link
http://www.intel.com/technology/intelligentpower/.
3.9
Intel® Advanced Vector Extensions (Intel® AVX)
Intel® Advanced Vector Extensions (Intel® AVX) is a 256-bit vector SIMD extension of
Intel Architecture that continues with the processor. Intel AVX accelerates the trend of
parallel computation in general purpose applications like image, video, and audio
processing, engineering applications such as 3D modeling and analysis, scientific
simulation, and financial analysts.
Intel AVX is a comprehensive ISA extension of the Intel 64 Architecture. The main
elements of Intel AVX are:
• Support for wider vector data (up to 256-bit) for floating-point computation.
• Efficient instruction encoding scheme that supports 3 operand syntax and
headroom for future extensions.
• Flexibility in programming environment, ranging from branch handling to relaxed
memory alignment requirements.
• New data manipulation and arithmetic compute primitives, including broadcast,
permute, fused-multiply-add, etc.
• Floating point bit depth conversion (Float 16)
• A group of 4 instructions that accelerate data conversion between 16-bit
floating point format to 32-bit and vice versa.
• This benefits image processing and graphical applications allowing
compression of data so less memory and bandwidth is required.
The key advantages of Intel AVX are:
• Performance - Intel AVX can accelerate application performance via data
parallelism and scalable hardware infrastructure across existing and new
application domains:
— 256-bit vector data sets can be processed up to twice the throughput of 128-bit
data sets.
— Application performance can scale up with number of hardware threads and
number of cores.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
83
Technologies
— Application domain can scale out with advanced platform interconnect fabrics,
such as Intel QPI.
• Power Efficiency - Intel AVX is extremely power efficient. Incremental power is
insignificant when the instructions are unused or scarcely used. Combined with the
high performance that it can deliver, applications that lend themselves heavily to
using Intel AVX can be much more energy efficient and realize a higher
performance-per-watt.
• Extensibility - Intel AVX has built-in extensibility for the future vector extensions:
— OS context management for vector-widths beyond 256 bits is streamlined.
— Efficient instruction encoding allows unlimited functional enhancements:
• Vector width support beyond 256 bits
• 256-bit Vector Integer processing
• Additional computational and/or data manipulation primitives.
• Compatibility - Intel AVX is backward compatible with previous ISA extensions
including Intel SSE4:
— Existing Intel® SSE applications/library can:
• Run unmodified and benefit from processor enhancements
• Recompile existing Intel® SSE intrinsic using compilers that generate
Intel AVX code
• Inter-operate with library ported to Intel AVX
— Applications compiled with Intel AVX can inter-operate with existing Intel SSE
libraries.
3.10
Intel® Dynamic Power Technology
Intel® Dynamic Power technology (Memory Power Management) is a platform feature
with the ability to transition memory components into various low power states based
on workload requirements. The Intel® Xeon® processor E5-2400 v2 product familybased platform supports Dynamic CKE (hardware assisted) and Memory Self Refresh
(software assisted). For further details refer to the ACPI Specifications for Memory
Power Management document.
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
84
Power Management
4
Power Management
This chapter provides information on the following power management topics:
• ACPI States
• System States
• Processor Core/Package States
• Integrated Memory Controller (IMC) and System Memory States
• Direct Media Interface Gen 2 (DMI2)/PCI Express* Link States
• Intel QuickPath Interconnect States
4.1
ACPI States Supported
The ACPI states supported by the processor are described in this section.
4.1.1
System States
Table 4-1.
System States
State
4.1.2
Description
G0/S0
Full On
G1/S3-Cold
Suspend-to-RAM (STR). Context saved to memory.
G1/S4
Suspend-to-Disk (STD). All power lost (except wakeup on PCH).
G2/S5
Soft off. All power lost (except wakeup on PCH). Total reboot.
G3
Mechanical off. All power removed from system.
Processor Package and Core States
Table 4-2 lists the package C-state support as: 1) the shallowest core C-state that
allows entry into the package C-state, 2) the additional factors that will restrict the
state from going any deeper, and 3) the actions taken with respect to the Ring Vcc, PLL
state and LLC.
Table 4-3 lists the processor core C-states support.
Table 4-2.
Package C-State Support (Sheet 1 of 2)
Package
C-State
Core
States
PC0 Active
CC0
PC2 Snoopable
Idle
CC3-CC6
Limiting Factors
N/A
•
•
•
•
•
PCIe/PCH and Remote Socket
Snoops
PCIe/PCH and Remote Socket
Accesses
Interrupt response time
requirement
DMI Sidebands
Configuration Constraints
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
85
LLC
Fully
Flushed
Notes1
No
No
2
VccMin
Freq = MinFreq
PLL = ON
No
2
Retention and
PLL-Off
Power Management
Table 4-2.
Package C-State Support (Sheet 2 of 2)
Package
C-State
Core
States
PC3 - Light
Retention
at least
one Core
in C3
•
•
•
•
Core C-state
Snoop Response Time
Interrupt Response Time
Non Snoop Response Time
PC6 Deeper
Retention
CC6
•
•
•
•
LLC ways open
Snoop Response Time
Non Snoop Response Time
Interrupt Response Time
LLC
Fully
Flushed
Notes1
Vcc = retention
PLL = OFF
No
2,3,4, 5
Vcc = retention
PLL = OFF
No
2,3,4, 5
Retention and
PLL-Off
Limiting Factors
Notes:
1.
Package C7 is not supported.
2.
All package states are defined to be "E" states - such that they always exit back into the LFM point upon
execution resume
3.
The mapping of actions for PC3, and PC6 are suggestions - microcode will dynamically determine which
actions should be taken based on the desired exit latency parameters.
4.
CC3/CC6 will all use a voltage below the VccMin operational point; The exact voltage selected will be a
function of the snoop and interrupt response time requirements made by the devices (PCIe* and DMI) and
the operating system.
5.
The processor supports retention voltage during package C3 and package C6. See Section 7.8.1, “Voltage
and Current Specifications” for retention voltage details.
Table 4-3.
Core C-State Support
Core C-State
Global Clock
PLL
L1/L2 Cache
Core VCC
Context
CC0
Running
On
Coherent
Active
Maintained
CC1
Stopped
On
Coherent
Active
Maintained
CC1E
Stopped
On
Coherent
Request LFM
Maintained
CC3
Stopped
On
Flushed to LLC
Request Retention
Maintained
CC6
Stopped
Off
Flushed to LLC
Power Gate
Flushed to LLC
4.1.3
Integrated Memory Controller States
Table 4-4.
System Memory Power States (Sheet 1 of 2)
State
Description
Power Up/Normal Operation
CKE asserted. Active Mode, highest power consumption.
CKE Power Down
Opportunistic, per rank control after idle time:
• Active Power Down (APD) (default mode)
— CKE de-asserted. Power savings in this mode, relative to active idle
state is about 55% of the memory power. Exiting this mode takes 3
– 5 DCLK cycles.
• Pre-charge Power Down Fast Exit (PPDF)
— CKE de-asserted. DLL-On. Also known as Fast CKE. Power savings in
this mode, relative to active idle state is about 60% of the memory
power. Exiting this mode takes 3 – 5 DCLK cycles.
• Pre-charge Power Down Slow Exit (PPDS)
— CKE de-asserted. DLL-Off. Also known as Slow CKE. Power savings in
this mode, relative to active idle state is about 87% of the memory
power. Exiting this mode takes 3 – 5 DCLK cycles until the first
command is allowed and 16 cycles until first data is allowed.
• Register CKE Power Down:
— IBT-ON mode: Both CKE’s are de-asserted, the Input Buffer
Terminators (IBTs) are left “on”.
— IBT-OFF mode: Both CKE’s are de-asserted, the Input Buffer
Terminators (IBTs) are turned “off”.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
86
Power Management
Table 4-4.
System Memory Power States (Sheet 2 of 2)
State
Self-Refresh
Description
CKE de-asserted. In this mode, no transactions are executed and the system
memory consumes the minimum possible power. Self refresh modes apply to
all memory channels for the processor.
• IO-MDLL Off: Option that sets the IO master DLL off when self refresh
occurs.
• PLL Off: Option that sets the PLL off when self refresh occurs.
In addition, the register component found on registered DIMMs (RDIMMs) is
complemented with the following power down states:
— Clock Stopped Power Down with IBT-On
— Clock Stopped Power Down with IBT-Off
4.1.4
DMI2/PCI Express* Link States
Table 4-5.
DMI2/PCI Express* Link States
State
Description
L0
Full on – Active transfer state.
L1
Lowest Active State Power Management (ASPM) - Longer exit latency.
Note:
L1 is only supported when the DMI2/PCI Express* port is operating as a PCI Express* port.
4.1.5
Intel® QuickPath Interconnect States
Table 4-6.
Intel® QPI States
State
Description
L0
Link on. This is the power on active working state,
L0p
A lower power state from L0 that reduces the link from full width to half width
L1
A low power state with longer latency and lower power than L0s and is
activated in conjunction with package C-states below C0.
4.1.6
G, S, and C State Combinations
Table 4-7.
G, S and C State Combinations
Global (G)
State
G0
Sleep
(S) State
Processor
Core
(C) State
S0
C0
G0
S0
G0
S0
G0
G1
Processor
State
System
Clocks
Description
Full On
On
Full On
C1/C1E
Auto-Halt
On
Auto-Halt
C3
Deep Sleep
On
Deep Sleep
S0
C6
Deep Power
Down
On
Deep Power Down
S3
Power off
Off, except RTC
Suspend to RAM
G1
S4
Power off
Off, except RTC
Suspend to Disk
G2
S5
Power off
Off, except RTC
Soft Off
G3
N/A
Power off
Power off
Hard off
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
87
Power Management
4.2
Processor Core/Package Power Management
While executing code, Enhanced Intel SpeedStep® Technology optimizes the
processor’s frequency and core voltage based on workload. Each frequency and voltage
operating point is defined by ACPI as a P-state. When the processor is not executing
code, it is idle. A low-power idle state is defined by ACPI as a C-state. In general, lower
power C-states have longer entry and exit latencies.
4.2.1
Enhanced Intel SpeedStep® Technology
The following are the key features of Enhanced Intel SpeedStep® Technology:
• Multiple frequency and voltage points for optimal performance and power
efficiency. These operating points are known as P-states.
• Frequency selection is software controlled by writing to processor MSRs. The
voltage is optimized based on temperature, leakage, power delivery loadline and
dynamic capacitance.
— If the target frequency is higher than the current frequency, VCC is ramped up
to an optimized voltage. This voltage is signaled by the SVID Bus to the voltage
regulator. Once the voltage is established, the PLL locks on to the target
frequency.
— If the target frequency is lower than the current frequency, the PLL locks to the
target frequency, then transitions to a lower voltage by signaling the target
voltage on the SVID Bus.
— All active processor cores share the same frequency and voltage. In a multicore processor, the highest frequency P-state requested amongst all active
cores is selected.
— Software-requested transitions are accepted at any time. The processor has a
new capability from the previous processor generation, it can preempt the
previous transition and complete the new request without waiting for this
request to complete.
• The processor controls voltage ramp rates internally to ensure glitch-free
transitions.
• Because there is low transition latency between P-states, a significant number of
transitions per second are possible.
4.2.2
Low-Power Idle States
When the processor is idle, low-power idle states (C-states) are used to save power.
More power savings actions are taken for numerically higher C-states. However, higher
C-states have longer exit and entry latencies. Resolution of C-states occurs at the
thread, processor core, and processor package level. Thread level C-states are
available if Intel Hyper-Threading Technology is enabled. Entry and exit of the C-States
at the thread and core level are shown in Figure 4-2.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
88
Power Management
Figure 4-1.
Idle Power Management Breakdown of the Processor Cores
T h re a d 0
T h re a d 1
C o r e 0 S ta te
T h re a d 0
T h re a d 1
C o r e N S ta te
P r o c e s s o r P a c k a g e S ta te
Figure 4-2.
Thread and Core C-State Entry and Exit
While individual threads can request low power C-states, power saving actions only
take place once the core C-state is resolved. Core C-states are automatically resolved
by the processor. For thread and core C-states, a transition to and from C0 is required
before entering any other C-state.
4.2.3
Requesting Low-Power Idle States
The core C-state will be C1E if all actives cores have also resolved a core C1 state or
higher.
The primary software interfaces for requesting low power idle states are through the
MWAIT instruction with sub-state hints and the HLT instruction (for C1 and C1E).
However, software may make C-state requests using the legacy method of I/O reads
from the ACPI-defined processor clock control registers, referred to as P_LVLx. This
method of requesting C-states provides legacy support for operating systems that
initiate C-state transitions via I/O reads.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
89
Power Management
For legacy operating systems, P_LVLx I/O reads are converted within the processor to
the equivalent MWAIT C-state request. Therefore, P_LVLx reads do not directly result in
I/O reads to the system. The feature, known as I/O MWAIT redirection, must be
enabled in the BIOS. To enable it, refer to the Intel® Xeon® Processor E5 v2 Product
Family Datasheet, Volume Two: Registers
.
Note:
The P_LVLx I/O Monitor address needs to be set up before using the P_LVLx I/O read
interface. Each P-LVLx is mapped to the supported MWAIT(Cx) instruction as follows.
Table 4-8.
P_LVLx to MWAIT Conversion
P_LVLx
MWAIT(Cx)
Notes
P_LVL2
MWAIT(C3)
The P_LVL2 base address is defined in the PMG_IO_CAPTURE MSR,
described in the Intel® Xeon® Processor E5 v2 Product Family
Datasheet, Volume Two: Registers
.
P_LVL3
MWAIT(C6)
C6. No sub-states allowed.
The BIOS can write to the C-state range field of the PMG_IO_CAPTURE MSR to restrict
the range of I/O addresses that are trapped and emulate MWAIT like functionality. Any
P_LVLx reads outside of this range does not cause an I/O redirection to MWAIT(Cx) like
request. They fall through like a normal I/O instruction.
Note:
When P_LVLx I/O instructions are used, MWAIT substates cannot be defined. The
MWAIT substate is always zero if I/O MWAIT redirection is used. By default, P_LVLx I/O
redirections enable the MWAIT 'break on EFLAGS.IF’ feature which triggers a wakeup
on an interrupt even if interrupts are masked by EFLAGS.IF.
4.2.4
Core C-states
The following are general rules for all core C-states, unless specified otherwise:
• A core C-State is determined by the lowest numerical thread state (e.g., Thread 0
requests C1E while Thread 1 requests C3, resulting in a core C1E state). See
Table 4-7.
• A core transitions to C0 state when:
— an interrupt occurs.
— there is an access to the monitored address if the state was entered via an
MWAIT instruction.
• For core C1/C1E, and core C3, an interrupt directed toward a single thread wakes
only that thread. However, since both threads are no longer at the same core
C-state, the core resolves to C0.
• An interrupt only wakes the target thread for both C3 and C6 states. Any interrupt
coming into the processor package may wake any core.
4.2.4.1
Core C0 State
The normal operating state of a core where code is being executed.
4.2.4.2
Core C1/C1E State
C1/C1E is a low power state entered when all threads within a core execute a HLT or
MWAIT(C1/C1E) instruction.
A System Management Interrupt (SMI) handler returns execution to either Normal
state or the C1/C1E state. See the Intel® 64 and IA-32 Architecture Software
Developer’s Manual, Volume 3A/3B: System Programmer’s Guide for more information.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
90
Power Management
While a core is in C1/C1E state, it processes bus snoops and snoops from other
threads. For more information on C1E, see Section 4.2.5.2, “Package C1/C1E”.
To operate within specification, BIOS must enable the C1E feature for all installed
processors.
4.2.4.3
Core C3 State
Individual threads of a core can enter the C3 state by initiating a P_LVL2 I/O read to
the P_BLK or an MWAIT(C3) instruction. A core in C3 state flushes the contents of its
L1 instruction cache, L1 data cache, and L2 cache to the shared L3 cache, while
maintaining its architectural state. All core clocks are stopped at this point. Because the
core’s caches are flushed, the processor does not wake any core that is in the C3 state
when either a snoop is detected or when another core accesses cacheable memory.
4.2.4.4
Core C6 State
Individual threads of a core can enter the C6 state by initiating a P_LVL3 I/O read or an
MWAIT(C6) instruction. Before entering core C6, the core will save its architectural
state to a dedicated SRAM. Once complete, a core will have its voltage reduced to zero
volts. In addition to flushing core caches core architecture state is saved to the uncore.
Once the core state save is completed, core voltage is reduced to zero. During exit, the
core is powered on and its architectural state is restored.
4.2.4.5
Delayed Deep C-States
The Delayed Deep C-states (DDCst) feature on this processor replaces the “C-state
auto-demotion” scheme used in the previous processor generation. Deep C-states are
defined as CC3 through CC6 (refer to Table 4-3 for supported deep c-states).
The Delayed Deep C-states are intended to allow a staged entry into deeper C-states
whereby the processor enters a lighter, short exit-latency C-state (core C1) for a period
of time before committing to a long exit-latency deep C-state (core C3 and core C6).
This is intended to allow the processor to get past the cluster of short-duration idles,
providing each of those with a very fast wake-up time, but to still get the power benefit
of the deep C-states on the longer idles.
4.2.5
Package C-States
The processor supports C0, C1/C1E, C2, C3, and C6 power states. The following is a
summary of the general rules for package C-state entry. These apply to all package
C-states unless specified otherwise:
• A package C-state request is determined by the lowest numerical core C-state
amongst all cores.
• A package C-state is automatically resolved by the processor depending on the
core idle power states and the status of the platform components.
— Each core can be at a lower idle power state than the package if the platform
does not grant the processor permission to enter a requested package C-state.
— The platform may allow additional power savings to be realized in the
processor.
• For package C-states, the processor is not required to enter C0 before entering any
other C-state.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
91
Power Management
The processor exits a package C-state when a break event is detected. Depending on
the type of break event, the processor does the following:
• If a core break event is received, the target core is activated and the break event
message is forwarded to the target core.
— If the break event is not masked, the target core enters the core C0 state and
the processor enters package C0.
— If the break event is masked, the processor attempts to re-enter its previous
package state.
• If the break event was due to a memory access or snoop request.
— But the platform did not request to keep the processor in a higher package
C-state, the package returns to its previous C-state.
— And the platform requests a higher power C-state, the memory access or snoop
request is serviced and the package remains in the higher power C-state.
The package C-states fall into two categories: independent and coordinated.
C0/C1/C1E are independent, while C2/C3/C6 are coordinated.
Package C-states are based on exit latency requirements which are accumulated from
the PCIe* devices, PCH, and software sources. The level of power savings that can be
achieved is a function of the exit latency requirement from the platform. As a result,
there is no fixed relationship between the coordinated C-state of a package, and the
power savings that will be obtained from the state. Coordinated package C-states offer
a range of power savings which is a function of the guaranteed exit latency requirement
from the platform.
There is also a concept of Execution Allowed (EA), when EA status is 0, the cores in a
socket are in C3 or a deeper state, a socket initiates a request to enter a coordinated
package C-state. The coordination is across all sockets and the PCH.
Table 4-9 shows an example of a dual-core processor package C-state resolution.
Figure 4-3 summarizes package C-state transitions with package C2 as the interim
between PC0 and PC1 prior to PC3 and PC6.
Table 4-9.
Coordination of Core Power States at the Package Level
Core 1
Core 0
Package C-State
C0
C1
C3
C6
C0
C0
C0
C0
C0
C1
C0
C11
C11
C11
C3
C0
C11
C3
C3
C6
C0
C11
C3
C6
Notes:
1. The package C-state will be C1E if all actives cores have resolved a core C1 state or higher.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
92
Power Management
Figure 4-3.
Package C-State Entry and Exit
C1
C0
C2
C3
4.2.5.1
C6
Package C0
The normal operating state for the processor. The processor remains in the normal
state when at least one of its cores is in the C0 or C1 state or when the platform has
not granted permission to the processor to go into a low power state. Individual cores
may be in lower power idle states while the package is in C0.
4.2.5.2
Package C1/C1E
No additional power reduction actions are taken in the package C1 state. However, if
the C1E substate is enabled, the processor automatically transitions to the lowest
supported core clock frequency, followed by a reduction in voltage. Autonomous power
reduction actions which are based on idle timers, can trigger depending on the activity
in the system.
The package enters the C1 low power state when:
• At least one core is in the C1 state.
• The other cores are in a C1 or lower power state.
The package enters the C1E state when:
• All cores have directly requested C1E via MWAIT(C1) with a C1E sub-state hint.
• All cores are in a power state lower that C1/C1E but the package low power state is
limited to C1/C1E via the PMG_CST_CONFIG_CONTROL MSR.
• All cores have requested C1 using HLT or MWAIT(C1) and C1E auto-promotion is
enabled in POWER_CTL.
No notification to the system occurs upon entry to C1/C1E.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
93
Power Management
4.2.5.3
Package C2 State
Package C2 state is an intermediate state which represents the point at which the
system level coordination is in progress. The package cannot reach this state unless all
cores are in at least C3.
The package will remain in C2 when:
• it is awaiting for a coordinated response
• the coordinated exit latency requirements are too stringent for the package to take
any power saving actions
If the exit latency requirements are high enough the package will transition to C3 or C6
depending on the state of the cores.
4.2.5.4
Package C3 State
A processor enters the package C3 low power state when:
• At least one core is in the C3 state.
• The other cores are in a C3 or lower power state, and the processor has been
granted permission by the platform.
• L3 shared cache retains context and becomes inaccessible in this state.
• Additional power savings actions, as allowed by the exit latency requirements,
include putting Intel QPI and PCIe* links in L1, the uncore is not available, further
voltage reduction can be taken.
In package C3, the ring will be off and as a result no accesses to the LLC are possible.
The content of the LLC is preserved.
4.2.5.5
Package C6 State
A processor enters the package C6 low power state when:
• At least one core is in the C6 state.
• The other cores are in a C6 or lower power state, and the processor has been
granted permission by the platform.
• L3 shared cache retains context and becomes inaccessible in this state.
• Additional power savings actions, as allowed by the exit latency requirements,
include putting Intel QPI and PCIe* links in L1, the uncore is not available, further
voltage reduction can be taken.
In package C6 state, all cores have saved their architectural state and have had their
core voltages reduced to zero volts. The LLC retains context, but no accesses can be
made to the LLC in this state, the cores must break out to the internal state package C2
for snoops to occur.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
94
Power Management
4.2.6
Package C-State Power Specifications
The table below lists the processor package C-state power specifications for various
processor SKUs.
Table 4-10. Package C-State Power Specifications
TDP SKUs1
C1E (W)2
C3 (W)3
C6 (W)3
95W (10-core)
46
20
14
95W (8-core)
50
35
14
19 (E5-2440 v2)
80W (6-core)
37
27
13
16 (E5-2420 v2)
80W (4-core)
37
27
13
80W (4-core 1S)
42
24
13
80W (2-core 1S)
42
24
14
60W (10-core)
34
16
13
60W (6-core)
34
16
12
LV70W-10C (10-core)
43
20
13
LV60W-8C (8-core)
34
16
13
LV60W-8C (6-core 1S)
34
16
12
LV50W-6C (6-core)
18
12
12
LV40W-2C (2-core 1S)
19
14
12
Notes:
1.
SKU’s are subject to change. Please contact your Intel Field Representative to obtain the latest SKU
information.
2.
Package C1E power specified at Tcase=60oC
3.
Package C3/C6 power specified at Tcase = 50oC
4.2.7
Processor Pmax Power Specifications
The Pmax values are subject to change.
Table 4-11. Pmax Specifications Table
Processor TDP (W)
Core Count
Pmax (W)
95W
10
160
95W
8
145
80W
6
105
80W
4
105
80W (1S)
4
90
80W (1S)
60W
60W
2
90
10
90
6
90
10
110
LV60W-8C
8
90
LV60W-6C (1S)
6
90
LV50W-6C
6
75
LV40W-2C (1S)
2
50
LV70W-10C
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
95
Power Management
4.3
System Memory Power Management
The DDR3 power states can be summarized as the following:
• Normal operation (highest power consumption).
• CKE Power-Down: Opportunistic, per rank control after idle time. There may be
different levels.
— Active Power-Down.
— Precharge Power-Down with Fast Exit.
— Precharge power Down with Slow Exit.
• Self Refresh: In this mode no transaction is executed. The DDR consumes the
minimum possible power.
4.3.1
CKE Power-Down
The CKE input land is used to enter and exit different power-down modes. The memory
controller has a configurable activity timeout for each rank. Whenever no reads are
present to a given rank for the configured interval, the memory controller will transition
the rank to power-down mode.
The memory controller transitions the DRAM to power-down by de-asserting CKE and
driving a NOP command. The memory controller will tri-state all DDR interface lands
except CKE (de-asserted) and ODT while in power-down. The memory controller will
transition the DRAM out of power-down state by synchronously asserting CKE and
driving a NOP command.
When CKE is off the internal DDR clock is disabled and the DDR power is significantly
reduced.
The DDR defines three levels of power-down:
• Active power-down: This mode is entered if there are open pages when CKE is deasserted. In this mode the open pages are retained. Existing this mode is 3 - 5
DCLK cycles.
• Precharge power-down fast exit: This mode is entered if all banks in DDR are
precharged when de-asserting CKE. Existing this mode is 3 - 5 DCLK cycles.
Difference from the active power-down mode is that when waking up all pagebuffers are empty.
• Precharge power-down slow exit: In this mode the data-in DLL’s on DDR are off.
Existing this mode is 3 - 5 DCLK cycles until the first command is allowed, but
about 16 cycles until first data is allowed.
4.3.2
Self Refresh
The Power Control Unit (PCU) may request the memory controller to place the DRAMs
in self refresh state. Self refresh per channel is supported. The BIOS can put the
channel in self-refresh if software remaps memory to use a subset of all channels. Also
processor channels can enter self refresh autonomously without PCU instruction when
the package is in a package C0 state.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
96
Power Management
4.3.2.1
Self Refresh Entry
Self refresh entrance can be either disabled or triggered by an idle counter. Idle counter
always clears with any access to the memory controller and remains clear as long as
the memory controller is not drained. As soon as the memory controller is drained, the
counter starts counting, and when it reaches the idle-count, the memory controller will
place the DRAMs in self refresh state.
Power may be removed from the memory controller core at this point. But VCCD supply
(1.5 V or 1.35 V) to the DDR IO must be maintained.
4.3.2.2
Self Refresh Exit
Self refresh exit can be either a message from an external unit (PCU in most cases, but
also possibly from any message-channel master) or as reaction for an incoming
transaction.
Here are the proper actions on self refresh exit:
• CK is enabled, and four CK cycles driven.
• When proper skew between Address/Command and CK are established, assert
CKE.
• Issue NOPs for tXSRD cycles.
• Issue ZQCL to each rank.
• The global scheduler will be enabled to issue commands.
4.3.2.3
DLL and PLL Shutdown
Self refresh, according to configuration, may be a trigger for master DLL shut-down
and PLL shut-down. The master DLL shut-down is issued by the memory controller
after the DRAMs have entered self refresh.
The PLL shut-down and wake-up is issued by the PCU. The memory controller gets a
signal from PLL indicating that the memory controller can start working again.
4.3.3
DRAM I/O Power Management
Unused signals are tristated to save power. This includes all signals associated with an
unused memory channel.
The I/O buffer for an unused signal should be tristated (output driver disabled), the
input receiver (differential sense-amp) should be disabled. The input path must be
gated to prevent spurious results due to noise on the unused signals (typically handled
automatically when input receiver is disabled).
4.4
DMI2/PCI Express* Power Management
Active State Power Management (ASPM) support using L1 state, L0s is not supported.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
97
Thermal Management Specifications
5
Thermal Management
Specifications
5.1
Package Thermal Specifications
The processor requires a thermal solution to maintain temperatures within operating
limits. Any attempt to operate the processor outside these limits may result in
permanent damage to the processor and potentially other components within the
system, see section Section 7.7.1, “Storage Condition Specifications”. Maintaining the
proper thermal environment is key to reliable, long-term system operation.
A complete solution includes both component and system level thermal management
features. Component level thermal solutions can include active or passive heatsinks
attached to the processor integrated heat spreader (IHS). Typical system level thermal
solutions may consist of system fans combined with ducting and venting.
This section provides data necessary for developing a complete thermal solution. For
more information on designing a component level thermal solution, refer to the Intel®
Xeon® Processor E5-2400 v2 Product Family Thermal/Mechanical Design Guide
(TMDG).
5.1.1
Thermal Specifications
To allow optimal operation and long-term reliability of Intel processor-based systems,
the processor must remain within the minimum and maximum case temperature
(TCASE) specifications as defined by the applicable thermal profile. Thermal solutions
not designed to provide sufficient thermal capability may affect the long-term reliability
of the processor and system. For more details on thermal solution design, please refer
to the Intel® Xeon® Processor E5-2400 v2 Product Family Thermal/Mechanical Design
Guide (TMDG).
The processors implement a methodology for managing processor temperatures which
is intended to support acoustic noise reduction through fan speed control and to assure
processor reliability. Selection of the appropriate fan speed is based on the relative
temperature data reported by the processor’s Platform Environment Control Interface
(PECI) as described in Section 2.5, “Platform Environment Control Interface (PECI)”.
If the DTS value is less than TCONTROL, then the case temperature is permitted to
exceed the Thermal Profile, but the DTS value must remain at or below TCONTROL.
For TCASE implementations, if DTS is greater than TCONTROL, then the case
temperature must meet the TCASE based Thermal Profiles.
For DTS implementations:
• TCASE thermal profile can be ignored during processor run time.
• If DTS is greater than Tcontrol then follow DTS thermal profile specifications for fan
speed optimization.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
98
Thermal Management Specifications
The temperature reported over PECI is always a negative value and represents a delta
below the onset of thermal control circuit (TCC) activation, as indicated by PROCHOT_N
(see Section 7, “Electrical Specifications”). Systems that implement fan speed control
must be designed to use this data. Systems that do not alter the fan speed need to
guarantee the case temperature meets the thermal profile specifications.
The processor thermal profiles for planned SKUs are summarized in Section 5.1.3.
Thermal profiles ensure adherence to Intel reliability requirements. With adherence to
the thermal profile, it is expected that the Thermal Control Circuit (TCC) would be
activated for very brief periods of time when running the most power intensive
applications. Additionally, utilization of a thermal solution that does not meet this
Thermal Profile will violate the thermal specifications and may result in permanent
damage to the processor. Refer to the Intel® Xeon® Processor E5-2400 v2 Product
Family Thermal/Mechanical Design Guide (TMDG) for details on system thermal
solution design, thermal profiles and environmental considerations.
For Embedded Servers, Communications and storage markets Intel has plan SKU’s that
support Thermal Profiles with nominal and short-term conditions for products intended
for NEBS level 3 thermal excursions. For these SKU’s operation at either the nominal or
short-term thermal profiles should result in virtually no TCC activation. Thermal Profiles
for these SKU’s are found in Section 5.1.4.
Intel recommends that complete thermal solution designs target the Thermal Design
Power (TDP). The Adaptive Thermal Monitor feature is intended to help protect the
processor in the event that an application exceeds the TDP recommendation for a
sustained time period. To ensure maximum flexibility for future requirements, systems
should be designed to the Flexible Motherboard (FMB) guidelines, even if a processor
with lower power dissipation is currently planned. The Adaptive Thermal Monitor
feature must be enabled for the processor to remain within its specifications.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
99
Thermal Management Specifications
5.1.2
TCASE and DTS Based Thermal Specifications
To simplify compliance to thermal specifications at processor run time, the processor
has added a Digital Thermal Sensor (DTS) based thermal specification. Digital Thermal
Sensor reports a relative die temperature as an offset from TCC activation
temperature. TCASE thermal based specifications are used for heat sink sizing and DTS
based specs are used for acoustic and fan speed optimizations. For the processor
family, firmware (for example, BMC or other platform management devices) will have
DTS based specifications for all SKUs programmed by the customer. Some SKUs at a
sharing the same TDP may share a common TCASE thermal profile but they will have
separate TDTS based thermal profiles.
The processor fan speed control is managed by comparing DTS thermal readings via
PECI against the processor-specific fan speed control reference point, or Tcontrol. Both
Tcontrol and DTS thermal readings are accessible via the processor PECI client. At a
one time readout only, the Fan Speed Control firmware will read the following:
• TEMPERATURE_TARGET MSR
• Tcontrol via PECI - RdPkgConfig()
• TDP via PECI - RdPkgConfig()
• Core Count - RdPCIConfigLocal()
DTS PECI commands will also support DTS temperature data readings. Please see
Section 2.5.7, “DTS Temperature Data” for PECI command details.
Also, refer to the Intel® Xeon® Processor E5-2400 v2 Product Family
Thermal/Mechanical Design Guide (TMDG) for details on DTS based thermal solution
design considerations.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
100
5.1.3
Processor Operational Thermal Specifications
Each SKU has a unique thermal profile that ensures reliable operation for the intended
form factor over the processor’s service life. These specifications are based on final
silicon characterization.
5.1.3.1
Minimum operating case temperature
Minimum case operating temperature is specified at 5°C for every Intel® Xeon®
processor E5-2400 v2 product family processor SKU.
5.1.3.2
Maximum operating case temperature thermal profiles
Temperature values are specified at VCC_MAX for all processor frequencies. Systems
must be designed to ensure the processor is not to be subjected to any static VCC and
ICC combination wherein VCC exceeds VCC_MAX at specified ICC. Please refer to the
electrical loadline specifications in Chapter 7.
Thermal Design Power (TDP) should be used for processor thermal solution design
targets. TDP is not the maximum power that the processor can dissipate. TDP is
measured at specified maximum TCASE.
Power specifications are defined at all VID values found in Table 7-3. The Intel® Xeon®
processor E5-2400 v2 product family may be delivered under multiple VIDs for each
frequency. Implementation of a specified thermal profile should result in virtually no
TCC activation. Furthermore, utilization of thermal solutions that do not meet the
specified thermal profile will result in increased probability of TCC activation and may
incur measurable performance loss. Refer to the Intel® Xeon® Processor E5-2400 v2
Product Family Thermal/Mechanical Design Guide (TMDG) for system and
environmental implementation details.
Each case temperature thermal profile is unique to each TDP and core count
combination. These TCASE profiles are fully defined by the simple linear equation:
TCASE = PSICA * P + TLA
Where:
PSICA is the Case-to-Ambient thermal resistance of the processor thermal solution.
TLA is the Local Ambient temperature.
P is the processor power dissipation.
Table 5-1 provides the PSICA and TLA parameters that define TCASE thermal profile for
each TDP/Core count combination. Figure 5-1 illustrates the general form of the
resulting linear graph resulting from TCASE = PSICA * P + TLA.
Table 5-1.
Case Temperature Thermal Specifications
TDP (W)
Core
Count
TLA (°C)
PSICA (°C/W)
Minimum
TCASE (°C)
Maximum
TCASE (°C)
95
10 / 8
52.6
0.289
5.0
80.0
80
6/4
51.7
0.303
5.0
76.0
80 (1S)
4/2
50.5
0.268
5.0
72.0
60
10
51.0
0.283
5.0
68.0
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
101
Table 5-1.
Case Temperature Thermal Specifications
TDP (W)
Core
Count
TLA (°C)
PSICA (°C/W)
Minimum
TCASE (°C)
Maximum
TCASE (°C)
60
6
51.0
0.301
5.0
69.0
Figure 5-1.
Case Temperature Thermal Profile
5.1.3.3
Digital Thermal Sensor (DTS) thermal profiles
Each DTS thermal profile is unique to each TDP and core count combination. These
TDTS profiles are fully defined by the simple linear equation:
TDTS = PSIPA * P + TLA
Where:
PSIPA is the Processor-to-Ambient thermal resistance of the processor thermal solution.
TLA is the Local Ambient temperature.
P is the processor power dissipation.
Table 5-2 provides the PSIPA and TLA parameters that define TDTS thermal profile for
each TDP/Core count combination. Figure 5-2 illustrates the general form of the
resulting linear graph resulting from TDTS = PSIPA * P + TLA.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
102
5.1.3.4
Processor Digital Thermal Sensor (DTS) Specifications
Table 5-2.
Digital Thermal Sensor Specification Summary
Figure 5-2.
TDP (W)
Core
Count
95
10
52.6
0.398
90.4
95
8
52.6
0.431
93.5
80
6
51.7
0.473
89.6
80
4
51.7
0.542
95.1
80 (1S)
4
50.5
0.505
90.9
80 (1S)
2
50.5
0.624
100.4
60
10
51.0
0.381
73.9
60
6
51.0
0.456
78.3
TLA (°C)
PSIPA(°C/W)
Maximum
TDTS (°C)
Digital Thermal Sensor DTS Thermal Profile
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
103
5.1.4
Embedded Server Thermal Profiles
Network Equipment Building System (NEBS) is the most common set of environmental
design guidelines applied to telecommunications equipment in the United States.
Embedded server SKU’s target operation at higher case temperatures and/or NEBS
thermal profiles for embedded communications server and storage form factors. The
term “Embedded” is used to refer to those segments collectively. Thermal profiles in
this section pertain only to those specific Embedded SKU’s.
The Nominal Thermal Profile must be used for standard operating conditions or for
products that do not require NEBS Level 3 compliance.
The Short-Term Thermal Profile may only be used for short-term excursions to higher
ambient operating temperatures, not to exceed 96 hours per instance, 360 hours per
year, and a maximum of 15 instances per year, as intended by NEBS Level 3. Operation
at the Short-Term Thermal Profile for durations exceeding 360 hours per year violate
the processor thermal specifications and may result in permanent damage to the
processor.
Implementation of the defined thermal profile should result in virtually no TCC
activation. Refer to the Intel® Xeon® Processor E5-2400 v2 Product Family Thermal/
Mechanical Design Guide (TMDG) for system and environmental implementation
details.
5.1.4.1
Embedded operating case temperature thermal profiles
Thermal Design Power (TDP) should be used for processor thermal solution design
targets. TDP is not the maximum power that the processor can dissipate. TDP is
measured at specified maximum TCASE.
Power specifications are defined at all VID values found in Table 7-3. The Intel® Xeon®
processor E5-2400 v2 product family may be delivered under multiple VIDs for each
frequency. Implementation of a specified thermal profile should result in virtually no
TCC activation. Failure to comply with the specified thermal profile will result in
increased probability of TCC activation and may incur measurable performance loss.
Refer to the Intel® Xeon® Processor E5-2400 v2 Product Family Thermal/Mechanical
Design Guide (TMDG) for system and environmental implementation details.
Each case temperature thermal profile is unique to each TDP and core count
combination. These TCASE profiles are fully defined by the simple linear equation:
TCASE = PSICA * P + TLA
Where:
PSICA is the Case-to-Ambient thermal resistance of the processor thermal solution.
TLA is the Local Ambient nominal temperature.
P is the processor power dissipation.
The Short-Term thermal profile provides for a 15°C rise of temperature above the
nominal profile due to scenarios such as fan failure or A/C failure. Short-term
excursions to higher ambient operating temperatures are strictly limited 96 hours per
instance, 360 hours per year, and a maximum of 15 instances per year as intended by
NEBS Level 3.
TLA-ST designates the Local Ambient temperature for Short-Term operation.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
104
Table 5-3 provides the PSICA and TLA parameters that define TCASE thermal profile for
each TDP/Core count combination. Figure 5-3 illustrates the general form of the
resulting linear graph resulting from TCASE = PSICA * P + TLA.
Table 5-3.
Embedded Case Temperature Thermal Specifications
Core
Count
TLA (°C)
TLA-ST (°C)
PSICA
(°C/W)
Minimum
TCASE (°C)
Nominal
Maximum
TCASE (°C)
Short-Term
Maximum
TCASE (°C)
10
50.0
65.0
0.383
5.0
76.8
91.8
LV60W-8C
8
52.0
67.0
0.369
5.0
74.1
89.1
LV60W-6C (1S)
6
52.0
67.0
0.383
5.0
75.0
90.0
LV50W-6C
6
52.0
67.0
0.505
5.0
77.2
92.2
LV40W-2C (1S)
2
52.0
67.0
0.612
5.0
76.5
91.5
TDP (W)
LV70W-10C
Figure 5-3.
Embedded Case Temperature Thermal Profile
5.1.4.2
Embedded Digital Thermal Sensor (DTS) thermal profiles
The thermal solution is expected to be developed in accordance with the Tcase thermal
profile. Operational compliance monitoring of thermal specifications and fan speed
modulation may be done via the DTS based thermal profile.
Each DTS thermal profile is unique to each TDP and core count combination. These
TDTS profiles are fully defined by the simple linear equation:
TDTS = PSIPA * P + TLA
Where:
PSIPA is the Processor-to-Ambient thermal resistance of the processor thermal solution.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
105
TLA is the Local Ambient temperature for the Nominal thermal profile.
TLA-ST designates the Local Ambient temperature for Short-Term operation.
P is the processor power dissipation.
Table 5-4 provides the PSIPA and TLA parameters that define TDTS thermal profile for
each TDP/Core count combination. Figure 5-4 illustrates the general form of the
resulting linear graph resulting from TDTS = PSIPA * P + TLA.
The slope of a DTS profile assumes full fan speed which is not required over much of
the power range. Tcontrol is the temperature above which fans must be at maximum
speed to meet the thermal profile requirements. Tcontrol is different for each SKU and
may be slightly above or below TDTS-Max of the DTS nominal thermal profile for a
particular SKU. At many power levels on most embedded SKU’s, temperatures of the
nominal profile are less than Tcontrol as indicated by the blue shaded region in the DTS
profile graph of Figure 5-4. As a further simplification, operation at DTS temperatures
up to Tcontrol is permitted at all power levels. Compliance to the DTS profile is required
for any temperatures exceeding Tcontrol.
Table 5-4.
Embedded DTS Thermal Specifications
TDP (W)
LV70W-10C
Core
Count
TLA (°C)
TLA-ST (°C)
PSIPA
(°C/W)
Nominal
Maximum
TDTS (°C)
Short-Term
Maximum
TDTS (°C)
10
50.0
65.0
0.483
83.8
98.8
LV60W-8C
8
52.0
67.0
0.487
81.2
96.2
LV60W-6C (1S)
6
52.0
67.0
0.527
83.6
98.6
LV50W-6C
6
52.0
67.0
0.640
84.0
99.0
LV40W-2C (1S)
2
52.0
67.0
0.792
83.7
98.7
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
106
Figure 5-4.
Embedded DTS Thermal Profile
5.1.5
Thermal Metrology
The minimum and maximum case temperatures (TCASE) are measured at the geometric
top center of the processor integrated heat spreader (IHS). Figure 5-5 illustrates the
location where TCASE temperature measurements should be made. For detailed
guidelines on temperature measurement methodology, refer to the Intel® Xeon®
Processor E5-2400 v2 Product Family Thermal/Mechanical Design Guide (TMDG).
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
107
Figure 5-5.
Case Temperature (TCASE) Measurement Location
Notes:
1.
Figure is not to scale and is for reference.
2.
B1: Max = 45.07 mm, Min = 44.93 mm
3.
B2: Max = 42.57 mm, Min = 42.43 mm
4.
C1: Max = 39.1 mm, Min = 38.9 mm
5.
C2: Max = 36.6 mm, Min = 36.4 mm
6.
C3: Max = 2.3 mm, Min = 2.2 mm
7.
C4: Max = 2.3 mm, Min = 2.2 mm
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
108
5.2
Processor Core Thermal Features
5.2.1
Processor Temperature
A new feature in the processor is a software readable field in the
TEMPERATURE_TARGET MSR register that contains the minimum temperature at which
the TCC will be activated and PROCHOT_N will be asserted. The TCC activation
temperature is calibrated on a part-by-part basis and normal factory variation may
result in the actual TCC activation temperature being higher than the value listed in the
register. TCC activation temperatures may change based on processor stepping,
frequency or manufacturing efficiencies.
5.2.2
Adaptive Thermal Monitor
The Adaptive Thermal Monitor feature provides an enhanced method for controlling the
processor temperature when the processor silicon reaches its maximum operating
temperature. Adaptive Thermal Monitor uses Thermal Control Circuit (TCC) activation
to reduce processor power via a combination of methods. The first method
(Frequency/SVID control) involves the processor adjusting its operating frequency (via
the core ratio multiplier) and input voltage (via the SVID signals). This combination of
reduced frequency and voltage results in a reduction to the processor power
consumption. The second method (clock modulation) reduces power consumption by
modulating (starting and stopping) the internal processor core clocks. The processor
intelligently selects the appropriate TCC method to use on a dynamic basis. BIOS is not
required to select a specific method.
The Adaptive Thermal Monitor feature must be enabled for the processor to be
operating within specifications. Snooping and interrupt processing are performed in
the normal manner while the TCC is active.
With a properly designed and characterized thermal solution, it is anticipated that the
TCC would be activated for very short periods of time when running the most power
intensive applications. The processor performance impact due to these brief periods of
TCC activation is expected to be so minor that it would be immeasurable. An underdesigned thermal solution that is not able to prevent excessive activation of the TCC in
the anticipated ambient environment may cause a noticeable performance loss, and in
some cases may result in a TC that exceeds the specified maximum temperature which
may affect the long-term reliability of the processor. In addition, a thermal solution that
is significantly under-designed may not be capable of cooling the processor even when
the TCC is active continuously. Refer to the Intel® Xeon® Processor E5-2400 v2
Product Family Thermal/Mechanical Design Guide (TMDG) for information on designing
a compliant thermal solution.
The duty cycle for the TCC, when activated by the Thermal Monitor, is factory
configured and cannot be modified. The Thermal Monitor does not require any
additional hardware, software drivers, or interrupt handling routines.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
109
5.2.2.1
Frequency/SVID Control
The processor uses Frequency/SVID control whereby TCC activation causes the
processor to adjust its operating frequency (via the core ratio multiplier) and VCC input
voltage (via the SVID signals). This combination of reduced frequency and voltage
results in a reduction to the processor power consumption.
This method includes multiple operating points, each consisting of a specific operating
frequency and voltage. The first operating point represents the normal operating
condition for the processor. The remaining points consist of both lower operating
frequencies and voltages. When the TCC is activated, the processor automatically
transitions to the new lower operating frequency. This transition occurs very rapidly (on
the order of microseconds).
Once the new operating frequency is engaged, the processor will transition to the new
core operating voltage by issuing a new SVID code to the VCC voltage regulator. The
voltage regulator must support dynamic SVID steps to support this method. During the
voltage change, it will be necessary to transition through multiple SVID codes to reach
the target operating voltage. Each step will be one SVID table entry (see Table 7-3,
“VR12.0 Reference Code Voltage Identification (VID) Table”). The processor continues
to execute instructions during the voltage transition. Operation at the lower voltages
reduces the power consumption of the processor.
A small amount of hysteresis has been included to prevent rapid active/inactive
transitions of the TCC when the processor temperature is near its maximum operating
temperature. Once the temperature has dropped below the maximum operating
temperature, and the hysteresis timer has expired, the operating frequency and
voltage transition back to the normal system operating point via the intermediate
SVID/frequency points. Transition of the SVID code will occur first, to insure proper
operation once the processor reaches its normal operating frequency. Refer to
Figure 5-6 for an illustration of this ordering.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
110
Figure 5-6.
Frequency and Voltage Ordering
5.2.2.2
Clock Modulation
Clock modulation is performed by alternately turning the clocks off and on at a duty
cycle specific to the processor (factory configured to 37.5% on and 62.5% off for TM1).
The period of the duty cycle is configured to 32 microseconds when the TCC is active.
Cycle times are independent of processor frequency. A small amount of hysteresis has
been included to prevent rapid active/inactive transitions of the TCC when the
processor temperature is near its maximum operating temperature. Once the
temperature has dropped below the maximum operating temperature, and the
hysteresis timer has expired, the TCC goes inactive and clock modulation ceases. Clock
modulation is automatically engaged as part of the TCC activation when the
Frequency/SVID targets are at their minimum settings. It may also be initiated by
software at a configurable duty cycle.
5.2.3
On-Demand Mode
The processor provides an auxiliary mechanism that allows system software to force
the processor to reduce its power consumption. This mechanism is referred to as “OnDemand” mode and is distinct from the Adaptive Thermal Monitor feature. On-Demand
mode is intended as a means to reduce system level power consumption. Systems
must not rely on software usage of this mechanism to limit the processor temperature.
If bit 4 of the IA32_CLOCK_MODULATION MSR is set to a ‘1’, the processor will
immediately reduce its power consumption via modulation (starting and stopping) of
the internal core clock, independent of the processor temperature. When using OnDemand mode, the duty cycle of the clock modulation is programmable via bits 3:0 of
the same IA32_CLOCK_MODULATION MSR. In On-Demand mode, the duty cycle can
be programmed from 6.25% on / 93.75% off to 93.75% on / 6.25% off in 6.25%
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
111
increments. On-Demand mode may be used in conjunction with the Adaptive Thermal
Monitor; however, if the system tries to enable On-Demand mode at the same time the
TCC is engaged, the factory configured duty cycle of the TCC will override the duty
cycle selected by the On-Demand mode.
5.2.4
PROCHOT_N Signal
An external signal, PROCHOT_N (processor hot), is asserted when the processor core
temperature has reached its maximum operating temperature. If Adaptive Thermal
Monitor is enabled (note it must be enabled for the processor to be operating within
specification), the TCC will be active when PROCHOT_N is asserted. The processor can
be configured to generate an interrupt upon the assertion or de-assertion of
PROCHOT_N. Refer to the Intel® Xeon® Processor E5 v2 Product Family Datasheet,
for specific register and programming details.
Volume Two: Registers
The PROCHOT_N signal is bi-directional in that it can either signal when the processor
(any core) has reached its maximum operating temperature or be driven from an
external source to activate the TCC. The ability to activate the TCC via PROCHOT_N can
provide a means for thermal protection of system components.
As an output, PROCHOT_N will go active when the processor temperature monitoring
sensor detects that one or more cores has reached its maximum safe operating
temperature. This indicates that the processor Thermal Control Circuit (TCC) has been
activated, if enabled. As an input, assertion of PROCHOT_N by the system will activate
the TCC, if enabled, for all cores. TCC activation due to PROCHOT_N assertion by the
system will result in the processor immediately transitioning to the minimum frequency
and corresponding voltage (using Freq/SVID control). Clock modulation is not activated
in this case. The TCC will remain active until the system de-asserts PROCHOT_N.
PROCHOT_N can allow voltage regulator (VR) thermal designs to target maximum
sustained current instead of maximum current. Systems should still provide proper
cooling for the VR, and rely on PROCHOT_N as a backup in case of system cooling
failure. The system thermal design should allow the power delivery circuitry to operate
within its temperature specification even while the processor is operating at its Thermal
Design Power.
With a properly designed and characterized thermal solution, it is anticipated that
PROCHOT_N will be asserted for very short periods of time when running the most
power intensive applications. An under-designed thermal solution that is not able to
prevent excessive assertion of PROCHOT_N in the anticipated ambient environment
may cause a noticeable performance loss. Refer to the appropriate platform design
guide and for details on implementing the bi-directional PROCHOT_N feature.
5.2.5
THERMTRIP_N Signal
Regardless of whether Adaptive Thermal Monitor is enabled, in the event of a
catastrophic cooling failure, the processor will automatically shut down when the silicon
has reached an elevated temperature (refer to the THERMTRIP_N definition in
Section 6, “Signal Descriptions”). At this point, the THERMTRIP_N signal will go active
and stay active. THERMTRIP_N activation is independent of processor activity and does
not generate any Intel® QuickPath Interconnect transactions. If THERMTRIP_N is
asserted, all processor supplies (VCC, VTTA, VTTD, VSA, VCCPLL, VCCD) must be
removed. The temperature at which THERMTRIP_N asserts is not user configurable and
is not software visible.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
112
5.2.6
Integrated Memory Controller (IMC) Thermal Features
5.2.6.1
DRAM Throttling Options
The Integrated Memory Controller (IMC) has two, independent mechanisms that cause
system memory throttling:
• Open Loop Thermal Throttling (OLTT) and Hybrid OLTT (OLTT_Hybrid)
• Closed Loop Thermal Throttling (CLTT) and Hybrid CLTT (CLTT_Hybrid)
Please refer to Intel® Xeon® Processor E5 v2 Product Family Datasheet, Volume Two:
Registers, section 8.11 for further details
5.2.6.1.1
Open Loop Thermal Throttling (OLTT)
Pure energy based estimation for systems with no BMC or Intel® Management Engine
(Intel® ME). No memory temperature information is provided by the platform or
DIMMs. The CPU is informed of the ambient temperature estimate by the BIOS or by a
device via the PECI interface. DIMM temperature estimates and bandwidth control are
monitored and managed by the PCU on a per rank basis.
5.2.6.1.2
Hybrid Open Loop Thermal Throttling (OLTT_Hybrid)
Temperature information is provided by the platform (for example, BMC or Intel ME)
through PECI and the PCU interpolates gaps with energy based estimations.
5.2.6.1.3
Closed Loop Thermal Throttling (CLTT)
The processor periodically samples temperatures from the DIMM TSoD devices over a
programmable interval. The PCU determines the hottest DIMM rank from TSoD data
and informs the integrated memory controller for use in bandwidth throttling decisions.
5.2.6.2
Hybrid Closed Loop Thermal Throttling (CLTT_Hybrid)
The processor periodically samples temperature from the DIMM TSoD devices over a
programmable interval and interpolates gaps or the BMC or Intel ME samples a
motherboard thermal sensor in the memory subsection and provides this data to the
PCU via the PECI interface. This data is combined with an energy based estimations
calculated by the PCU. When needed, system memory is then throttled using CAS
bandwidth control. The processor supports dynamic reprogramming of the memory
thermal limits based on system thermal state by the BMC or Intel ME.
5.2.6.3
MEM_HOT_C1_N and MEM_HOT_C23_N Signal
The processor includes new bi-directional memory thermal status signals useful for
manageability schemes. Each signal presents and receives thermal status for a pair of
memory channels (channel 1 and channels 2 & 3).
• Input Function: The processor can periodically sense the MEM_HOT_{C1/C23}_N
signals to detect if the platform is requesting a memory throttling event.
Manageability hardware could drive this signal due to a memory voltage regulator
thermal or electrical issue or because of a detected system thermal event (for
example, fan is going to fail) other system devices are exceeding their thermal
target. The input sense period of these signals are programmable, 100 us is the
default value. The input sense assertion time recognized by the processor is
programmable, 1 us is the default value. If the sense assertion time is programmed
to zero, then the processor ignores all external assertions of
MEM_HOT_{C1/C23}_N signals (in effect they become outputs).
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
113
• Output Function: The output behavior of the MEM_HOT_{C1/C23}_N signals
supports Level mode. In this mode, MEM_HOT_{C1/C23}_N event temperatures
are programmable via TEMP_OEM_HI, TEMP_LOW, TEMP_MID, and TEMP_HI
threshold settings in the iMC. In Level mode, when asserted, the signal indicates to
the platform that a BIOS-configured thermal threshold has been reached by one or
more DIMMs in the covered channel pair.
5.2.6.4
Integrated SMBus Master Controllers for Memory Interface
The processor includes two integrated SMBus master controllers running at 100 KHz for
dedicated PCU access to the serial presence detect (SPD) devices and thermal sensors
(TSoD) on the DIMMs. Each controller is responsible for a pair of memory channels and
supports up to four SMBus slave devices. Note that clock-low stretching is not
supported by the processor. To avoid design complexity and minimize package C-state
transitions, the SMBus interface between the processor and DIMMs must be connected.
The SMBus controllers for the system memory interface support the following SMBus
protocols/commands:
• Random byte Read
• Byte Write
• I2C* Write to Pointer Register
• I2C Present Pointer Register Word Read
• I2C Pointer Write Register Read.
Refer to the System Management Bus (SMBus) Specification, Revision 2.0 for standing
timing protocols and specific command structure details.
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
114
Signal Descriptions
6
Signal Descriptions
This chapter describes the processor signals. They are arranged in functional groups
according to their associated interface or category.
6.1
System Memory Interface Signals
Table 6-1.
Memory Channel DDR1, DDR2, DDR3
Signal Name
DDR{1/2/3}_BA[2:0]
Description
Bank Address. Defines the bank which is the destination for the
current Activate, Read, Write, or Precharge command.
DDR{1/2/3}_CAS_N
Column Address Strobe.
DDR{1/2/3}_CKE[3:0]
Clock Enable.
DDR{1/2/3}_CLK_DN[3:0]
DDR{1/2/3}_CLK_DP[3:0]
Differential clocks to the DIMM. All command and control signals
are valid on the rising edge of clock.
DDR{1/2/3}_CS_N[7:0]
Chip Select. Each signal selects one rank as the target of the
command and address.
DDR{1/2/3}_DQ[63:00]
Data Bus. DDR3 Data bits.
DDR{1/2/3}_DQS_DP[17:00]
DDR{1/2/3}_DQS_DN[17:00]
Data strobes. Differential pair, Data/ECC Strobe. Differential
strobes latch data/ECC for each DRAM. Different numbers of
strobes are used depending on whether the connected DRAMs are
x4,x8. Driven with edges in center of data, receive edges are
aligned with data edges.
DDR{1/2/3}_ECC[7:0]
Check bits. An error correction code is driven along with data on
these lines for DIMMs that support that capability
DDR{1/2/3}_MA[15:00]
Memory Address. Selects the Row address for Reads and writes,
and the column address for activates. Also used to set values for
DRAM configuration registers.
DDR{1/2/3}_MA_PAR
Odd parity across Address and Command.
DDR{1/2/3}_ODT[3:0]
On Die Termination. Enables DRAM on die termination during Data
Write or Data Read transactions.
DDR{1/2/3}_PAR_ERR_N
Parity Error detected by Registered DIMM (one for each channel).
DDR{1/2/3}_RAS_N
Row Address Strobe.
DDR{1/2/3}_WE_N
Write Enable.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
115
Signal Descriptions
Table 6-2.
Memory Channel Miscellaneous
Signal Name
Description
DDR_RESET_C1_N
DDR_RESET_C23_N
System memory reset: Reset signal from processor to DRAM
devices on the DIMMs. DDR_RESET_C1_N is used for memory
channel 1 while DDR_RESET_C23_N is used for memory channels
2 and 3.
DDR_SCL_C1
DDR_SCL_C23
SMBus clock for the dedicated interface to the serial presence
detect (SPD) and thermal sensors (TSoD) on the DIMMs.
DDR_SCL_C1 is used for memory channel 1 while DDR_SCL_C23
is used for memory channels 2 and 3.
DDR_SDA_C1
DDR_SDA_C23
SMBus data for the dedicated interface to the serial presence
detect (SPD) and thermal sensors (TSoD) on the DIMMs.
DDR_SDA_C1 is used for memory channel 1 while DDR_SDA_C23
is used for memory channels 2 and 3.
DDR_VREFDQRX_C1
DDR_VREFDQRX_C23
Voltage reference for system memory reads. DDR_VREFDQRX_C1
is used for memory channel 1 while DDR_VREFDQRX_C23 is used
for memory channels 2 and 3.
DDR_VREFDQTX_C1
DDR_VREFDQTX_C23
Voltage reference for system memory writes. DDR_VREFDQTX_C1
is used for memory channel 1 while DDR_VREFDQTX_C23 is used
for memory channels 2 and 3. These signals are not connected and
there is no functionality provided on these two signals. They are
unused by the processor.
DDR{1/23}_RCOMP[2:0]
System memory impedance compensation. Impedance
compensation must be terminated on the system board using a
precision resistor. See the Platform Design Guide (PDG) for
implementation details.
DRAM_PWR_OK_C1
DRAM_PWR_OK_C23
Power good input signal used to indicate that the VCCD power
supply is stable for memory channel 1 and channels 2 & 3.
6.2
PCI Express* Based Interface Signals
Note:
PCI Express* Ports 1 and 3 Signals are receive and transmit differential pairs.
Table 6-3.
PCI Express* Port 1 Signals
Signal Name
Table 6-4.
Description
PE1A_RX_DN[3:0]
PE1A_RX_DP[3:0]
PCIe Receive Data Input
PE1B_RX_DN[7:4]
PE1B_RX_DP[7:4]
PCIe Receive Data Input
PE1A_TX_DN[3:0]
PE1A_TX_DP[3:0]
PCIe Transmit Data Output
PE1B_TX_DN[7:4]
PE1B_TX_DP[7:4]
PCIe Transmit Data Output
PCI Express* Port 3 Signals (Sheet 1 of 2)
Signal Name
Description
PE3A_RX_DN[3:0]
PE3A_RX_DP[3:0]
PCIe Receive Data Input
PE3B_RX_DN[7:4]
PE3B_RX_DP[7:4]
PCIe Receive Data Input
PE3C_RX_DN[11:8]
PE3C_RX_DP[11:8]
PCIe Receive Data Input
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
116
Signal Descriptions
Table 6-4.
PCI Express* Port 3 Signals (Sheet 2 of 2)
Signal Name
Table 6-5.
Description
PE3D_RX_DN[15:12]
PE3D_RX_DP[15:12]
PCIe Receive Data Input
PE3A_TX_DN[3:0]
PE3A_TX_DP[3:0]
PCIe Transmit Data Output
PE3B_TX_DN[7:4]
PE3B_TX_DP[7:4]
PCIe Transmit Data Output
PE3C_TX_DN[11:8]
PE3C_TX_DP[11:8]
PCIe Transmit Data Output
PE3D_TX_DN[15:12]
PE3D_TX_DP[15:12]
PCIe Transmit Data Output
PCI Express* Miscellaneous Signals
Signal Name
Description
PE_RBIAS
This input is used to control PCI Express* bias currents. A 50 ohm
1% tolerance resistor must be connected from this land to VSS by
the platform. PE_RBIAS is required to be connected as if the link is
being used even when PCIe* is not used. Refer to the Platform
Design Guide (PDG) for further details.
PE_RBIAS_SENSE
Provides dedicated bias resistor sensing to minimize the voltage
drop caused by packaging and platform effects. PE_RBIAS_SENSE
is required to be connected as if the link is being used even when
PCIe* is not used. Refer to the Platform Design Guide (PDG) for
further details.
PE_VREF_CAP
PCI Express* voltage reference used to measure the actual output
voltage and comparing it to the assumed voltage. A 0.01uF
capacitor must be connected from this land to VSS.
PEHPSCL
PCI Express* Hot-Plug SMBus Clock: Provides PCI Express* hotplug support via a dedicated SMBus interface. Requires an external
general purpose input/output (GPIO) expansion device on the
platform.
PEHPSDA
PCI Express* Hot-Plug SMBus Data: Provides PCI Express* hotplug support via a dedicated SMBus interface. Requires an external
general purpose input/output (GPIO) expansion device on the
platform.
Note:
Refer to the Platform Design Guide (PDG) for additional implementation details.
6.3
DMI2/PCI Express* Port 0 Signals
Table 6-6.
DMI2 and PCI Express Port 0 Signals
Signal Name
Description
DMI_RX_DN[3:0]
DMI_RX_DP[3:0]
DMI2 Receive Data Input
DMI_TX_DP[3:0]
DMI_TX_DN[3:0]
DMI2 Transmit Data Output
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
117
Signal Descriptions
6.4
Intel® QuickPath Interconnect Signals
Table 6-7.
Intel QPI Port Signals
Signal Name
Table 6-8.
Description
QPI_CLKRX_DN/DP
Reference Clock Differential Input. These pins provide the PLL
reference clock differential input. The Intel QPI forward clock
frequency is half the Intel QPI data rate.
QPI_CLKTX_DN/DP
Reference Clock Differential Output. These pins provide the PLL
reference clock differential input. The Intel QPI forward clock
frequency is half the Intel QPI data rate.
QPI_DRX_DN/DP[19:00]
Intel QPI Receive data input.
QPI_DTX_DN/DP[19:00]
Intel QPI Transmit data output.
Intel QPI Miscellaneous Signals
Signal Name
Description
QPI_RBIAS
This input is used to control Intel QPI bias currents. QPI_RBIAS is
required to be connected as if the link is being used even when QPI
is not used. Refer to the Platform Design Guide (PDG) for further
details.
QPI_RBIAS_SENSE
Provides dedicated bias resistor sensing to minimize the voltage
drop caused by packaging and platform effects.
QPI_RBIAS_SENSE is required to be connected as if the link is
being used even when Intel QPI is not used. Refer to the Platform
Design Guide (PDG) for further details.
QPI_VREF_CAP
Intel QPI voltage reference used to measure the actual output
voltage and comparing it to the assumed voltage. Refer to the
Platform Design Guide (PDG) for further details.
Note:
Refer to the Platform Design Guide (PDG) for additional implementation details.
6.5
PECI Signal
Table 6-9.
PECI Signals
Signal Name
PECI
6.6
Description
PECI (Platform Environment Control Interface) is the serial
sideband interface to the processor and is used primarily for
thermal, power and error management. Details regarding the PECI
electrical specifications, protocols and functions can be found in
the Platform Environment Control Interface Specification.
System Reference Clock Signals
Table 6-10. System Reference Clock (BCLK) Signals
Signal Name
BCLK{0/1}_D[N/P]
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Description
Reference Clock Differential input. These pins provide the PLL
reference clock differential input into the processor. 100 MHz
typical BCLK0 is the Intel QPI reference clock (system clock) and
BCLK1 is the PCI Express* reference clock.
118
Signal Descriptions
6.7
JTAG and TAP Signals
Table 6-11. JTAG and TAP Signals
Signal Name
BPM_N[7:0]
Breakpoint and Performance Monitor Signals: I/O signals from the
processor that indicate the status of breakpoints and
programmable counters used for monitoring processor
performance. These are 100 MHz signals.
EAR_N
External Alignment of Reset, used to bring the processor up into a
deterministic state. This signal is pulled up on the die, refer to
Table 7-6 for details.
PRDY_N
Probe Mode Ready is a processor output used by debug tools to
determine processor debug readiness.
PREQ_N
Probe Mode Request is used by debug tools to request debug
operation of the processor.
TCK
TCK (Test Clock) provides the clock input for the processor Test
Bus (also known as the Test Access Port).
TDI
TDI (Test Data In) transfers serial test data into the processor. TDI
provides the serial input needed for JTAG specification support.
TDO
TDO (Test Data Out) transfers serial test data out of the processor.
TDO provides the serial output needed for JTAG specification
support.
TMS
TMS (Test Mode Select) is a JTAG specification support signal used
by debug tools.
TRST_N
TRST_N (Test Reset) resets the Test Access Port (TAP) logic.
TRST_N must be driven low during power on Reset.
Note:
6.8
Description
Refer to the Platform Design Guide (PDG) for Debug Port implementation details.
Serial VID Interface (SVID) Signals
Table 6-12. SVID Signals
6.9
SVIDALERT_N
Serial VID alert.
SVIDCLK
Serial VID clock.
SVIDDATA
Serial VID data out.
Processor Asynchronous Sideband and
Miscellaneous Signals
Table 6-13. Processor Asynchronous Sideband Signals (Sheet 1 of 4)
Signal Name
BIST_ENABLE
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Description
BIST Enable Strap. Input which allows the platform to enable or
disable built-in self test (BIST) on the processor. This signal is
pulled up on the die, refer to Table 7-6 for details.
119
Signal Descriptions
Table 6-13. Processor Asynchronous Sideband Signals (Sheet 2 of 4)
Signal Name
Description
BMCINIT
BMC Initialization Strap. Indicates whether Service Processor Boot
Mode should be used. Used in combination with FRMAGENT and
SOCKET_ID inputs.
• 0: Service Processor Boot Mode Disabled. Example boot
modes: Local PCH (this processor hosts a legacy PCH with
firmware behind it), Intel QPI Link Boot (for processors one
hop away from the FW agent), or Intel QPI Link Init (for
processors more than one hop away from the firmware agent).
• 1: Service Processor Boot Mode Enabled. In this mode of
operation, the processor performs the absolute minimum
internal configuration and then waits for the Service Processor
to complete its initialization. The socket boots after receiving a
“GO” handshake signal via a firmware scratchpad register.
This signal is pulled down on the die, refer to Table 7-6 for details.
For further details see Intel® Xeon® Processor E5 v2 Product
Family Datasheet, Volume Two: Registers.
CAT_ERR_N
Indicates that the system has experienced a fatal or catastrophic
error and cannot continue to operate. The processor will assert
CAT_ERR_N for nonrecoverable machine check errors and other
internal unrecoverable errors. It is expected that every processor
in the system will wire-OR CAT_ERR_N for all processors. Since
this is an I/O land, external agents are allowed to assert this land
which will cause the processor to take a machine check exception.
This signal is sampled after PWRGOOD assertion.
On the processor, CAT_ERR_N is used for signaling the following
types of errors:
• Legacy MCERR’s, CAT_ERR_N is asserted for 16 BCLKs.
• Legacy IERR’s, CAT_ERR_N remains asserted until warm or
cold reset.
CPU_ONLY_RESET
Reserved, not used.
ERROR_N[2:0]
Error status signals for integrated I/O (IIO) unit:
• 0 = Hardware correctable error (no operating system or
firmware action necessary)
• 1 = Non-fatal error (operating system or firmware action
required to contain and recover)
• 2 = Fatal error (system reset likely required to recover)
FRMAGENT
Bootable Firmware Agent Strap. This input configuration strap
used in combination with SOCKET_ID to determine whether the
socket is a legacy socket, bootable firmware agent is present, and
DMI links are used in PCIe* mode (instead of DMI2 mode).
The firmware flash ROM is located behind the local PCH attached to
the processor via the DMI2 interface.This signal is pulled down on
the die, refer to Table 7-6 for details.
For further details see Intel® Xeon® Processor E5 v2 Product
Family Datasheet, Volume Two: Registers.
MEM_HOT_C1_N
MEM_HOT_C23_N
Memory throttle control. MEM_HOT_C1_N and MEM_HOT_C23_N
signals have two modes of operation – input and output mode.
Input mode is externally asserted and is used to detect external
events such as VR_HOT# from the memory voltage regulator and
causes the processor to throttle the appropriate memory channels.
Output mode is asserted by the processor known as level mode. In
level mode, the output indicates that a particular branch of
memory subsystem is hot.
MEM_HOT_C1_N is used for memory channel 1 while
MEM_HOT_C23_N is used for memory channels 2 & 3.
PMSYNC
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Power Management Sync. A sideband signal to communicate
power management status from the Platform Controller Hub (PCH)
to the processor.
120
Signal Descriptions
Table 6-13. Processor Asynchronous Sideband Signals (Sheet 3 of 4)
Signal Name
Description
PROCHOT_N
PROCHOT_N will go active when the processor temperature
monitoring sensor detects that the processor has reached its
maximum safe operating temperature. This indicates that the
processor Thermal Control Circuit has been activated, if enabled.
This signal can also be driven to the processor to activate the
Thermal Control Circuit. This signal is sampled after PWRGOOD
assertion.
If PROCHOT_N is asserted at the deassertion of RESET_N, the
processor will tristate its outputs.
PWRGOOD
Power Good is a processor input. The processor requires this signal
to be a clean indication that BCLK, VTTA/VTTD, VSA, VCCPLL, and
VCCD supplies are stable and within their specifications.
“Clean” implies that the signal will remain low (capable of sinking
leakage current), without glitches, from the time that the power
supplies are turned on until they come within specification. The
signal must then transition monotonically to a high state.
PWRGOOD can be driven inactive at any time, but clocks and
power must again be stable before a subsequent rising edge of
PWRGOOD. PWRGOOD transitions from inactive to active when all
supplies except VCC are stable. VCC has a VBOOT of zero volts and
is not included in PWRGOOD indication in this phase. However, for
the active to inactive transition, if any CPU power supply (VCC,
VTTA/VTTD, VSA, VCCD, or VCCPLL) is about to fail or is out of
regulation, the PWRGOOD is to be negated.
The signal must be supplied to the processor; it is used to protect
internal circuits against voltage sequencing issues. It should be
driven high throughout boundary scan operation.
Note: VCC has a Vboot setting of 0.0V and is not included in the
PWRGOOD indication and VSA has a Vboot setting of 0.9V. Refer to
the VR12/IMVP7 Pulse Width Modulation Specification.
RESET_N
Asserting the RESET_N signal resets the processor to a known
state and invalidates its internal caches without writing back any of
their contents. Note some PLL, Intel QuickPath Interconnect and
error states are not effected by reset and only PWRGOOD forces
them to a known state.
RSVD
RESERVED. All signals that are RSVD must be left unconnected on
the board. Refer to Section 7.1.10, “Reserved or Unused Signals”
for details.
SAFE_MODE_BOOT
Safe mode boot Strap. SAFE_MODE_BOOT allows the processor to
wake up safely by disabling all clock gating, this allows BIOS to
load registers or patches if required. This signal is sampled after
PWRGOOD assertion. The signal is pulled down on the die, refer to
Table 7-6 for details.
SOCKET_ID[1:0]
Socket ID Strap. Socket identification configuration straps for
establishing the PECI address, Intel® QPI Node ID, and other
settings. This signal is used in combination with FRMAGENT to
determine whether the socket is a legacy socket, bootable
firmware agent is present, and DMI links are used in PCIe* mode
(instead of DMI2 mode). Each processor socket consumes one
Node ID, and there are 128 Home Agent tracker entries. This
signal is pulled down on the die, refer to Table 7-6 for details.
For further details see Intel® Xeon® Processor E5 v2 Product
Family Datasheet, Volume Two: Registers.
TEST[4:0]
Test[4:0] must be individually connected to an appropriate power
source or ground through a resistor for proper processor
operation. Refer to the Platform Design Guide (PDG) for additional
implementation details.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
121
Signal Descriptions
Table 6-13. Processor Asynchronous Sideband Signals (Sheet 4 of 4)
Signal Name
Description
THERMTRIP_N
Assertion of THERMTRIP_N (Thermal Trip) indicates one of two
possible critical over-temperature conditions: One, the processor
junction temperature has reached a level beyond which permanent
silicon damage may occur and Two, the system memory interface
has exceeded a critical temperature limit set by BIOS.
Measurement of the processor junction temperature is
accomplished through multiple internal thermal sensors that are
monitored by the Digital Thermal Sensor (DTS). Simultaneously,
the Power Control Unit (PCU) monitors external memory
temperatures via the dedicated SMBus interface to the DIMMs. If
any of the DIMMs exceed the BIOS defined limits, the PCU will
signal THERMTRIP_N to prevent damage to the DIMMs. Once
activated, the processor will stop all execution and shut down all
PLLs. To further protect the processor, its core voltage (VCC),
VTTA, VTTD, VSA, VCCPLL, VCCD supplies must be removed
following the assertion of THERMTRIP_N. Once activated,
THERMTRIP_N remains latched until RESET_N is asserted. While
the assertion of the RESET_N signal may de-assert THERMTRIP_N,
if the processor's junction temperature remains at or above the
trip level, THERMTRIP_N will again be asserted after RESET_N is
de-asserted. This signal can also be asserted if the system
memory interface has exceeded a critical temperature limit set by
BIOS. This signal is sampled after PWRGOOD assertion.
TXT_AGENT
Intel® Trusted Execution Technology (Intel® TXT) Agent Strap.
0 = Default. The socket is not the Intel® TXT Agent.
1 = The socket is the Intel® TXT Agent.
In non-Scalable DP platforms, the legacy socket (identified by
SOCKET_ID[1:0] = 00b) with Intel® TXT Agent should always set
the TXT_AGENT to 1b.
On Scalable DP platforms the TXT AGENT is at the Node Controller.
Refer to the Platform Design Guide (PDG) for more details.
This signal is pulled down on the die, refer to Table 7-6 for details.
TXT_PLTEN
Intel® Trusted Execution Technology (Intel® TXT) Platform Enable
Strap.
0 = The platform is not Intel® TXT enabled. All sockets should be
set to zero. Scalable DP (sDP) platforms should choose this setting
if the Node Controller does not support Intel TXT.
1 = Default. The platform is Intel® TXT enabled. All sockets should
be set to one. In a non-Scalable DP platform this is the default.
When this is set, Intel TXT functionality requires user to explicitly
enable Intel TXT via BIOS setup.
This signal is pulled up on the die, refer to Table 7-6 for details.
For further details see Intel® Xeon® Processor E5 v2 Product
Family Datasheet, Volume Two: Registers.
Table 6-14. Miscellaneous Signals
Signal Name
Description
IVT_ID_N
This output can be used by the platform to determine if the installed
processor is a future processor planned for Romley platforms. This is pulled
to ground on the processor package.This signal is also used by the VCCPLL
and VTT rails to switch their output voltage to support future processors.
SKTOCC_N
SKTOCC_N (Socket occupied) is used to indicate that a processor is present.
This is pulled to ground on the processor package; there is no connection to
the processor silicon for this signal.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
122
Signal Descriptions
6.10
Processor Power and Ground Supplies
Table 6-15. Power and Ground Signals
Signal Name
VCC
Description
Variable power supply for the processor cores, lowest level caches
(LLC), ring interface, and home agent. It is provided by a
VRM/EVRD 12.0 compliant regulator for each CPU socket. The
output voltage of this supply is selected by the processor, using the
serial voltage ID (SVID) bus.
Note: VCC has a Vboot setting of 0.0V and is not included in the
PWRGOOD indication. Refer to the VR12/IMVP7 Pulse Width
Modulation Specification
VCC_SENSE
VSS_VCC_SENSE
VCC_SENSE and VSS_VCC_SENSE provide an isolated, low
impedance connection to the processor core power and ground.
These signals must be connected to the voltage regulator feedback
circuit, which insures the output voltage (that is, processor
voltage) remains within specification. Please see the applicable
platform design guide for implementation details.
VSA_SENSE
VSS_VSA_SENSE
VSA_SENSE and VSS_VSA_SENSE provide an isolated, low
impedance connection to the processor system agent (VSA) power
plane. These signals must be connected to the voltage regulator
feedback circuit, which insures the output voltage (that is,
processor voltage) remains within specification. Please see the
applicable platform design guide for implementation details.
VTTD_SENSE
VSS_VTTD_SENSE
VTTD_SENSE and VSS_VTTD_SENSE provide an isolated, low
impedance connection to the processor I/O power plane. These
signals must be connected to the voltage regulator feedback
circuit, which insures the output voltage (that is, processor
voltage) remains within specification. Please see the applicable
platform design guide for implementation details.
VCCD
Variable power supply for the processor system memory interface.
Provided by two VRM/EVRD 12.0 compliant regulators per CPU
socket. VCCD is used for memory channels 1, 2, & 3. The valid
voltage of this supply (1.50V or 1.35V) is configured by BIOS after
determining the operating voltages of the installed memory.
Note:
The processor must be provided VCCD for proper
operation, even in configurations where no memory is
populated. A VRM/EVRD 12.0 controller is recommended,
but not required.
VCCPLL
Fixed power supply (1.V) for the processor phased lock loop (PLL).
VSA
Variable power supply for the processor system agent units. These
include logic (non-I/O) for the integrated I/O controller, the
integrated memory controller (iMC), the Intel® QPI agent, and the
Power Control Unit (PCU). The output voltage of this supply is
selected by the processor, using the serial voltage ID (SVID) bus.
Note: VSA has a Vboot setting of 0.9V. Refer to the VR12/IMVP7
Pulse Width Modulation Specification
VSS
Processor ground node.
VTTA
VTTD
Combined fixed analog and digital power supply for I/O sections of
the processor Intel QPI interface, Direct Media Interface Gen 2
(DMI2) interface, and PCI Express* interface. These signals will
also be referred to as VTT. Please see the Platform Design Guide
(PDG) for implementation details.
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
123
Electrical Specifications
7
Electrical Specifications
7.1
Processor Signaling
The processor includes 1356 lands, which utilize various signaling technologies. Signals
are grouped by electrical characteristics and buffer type into various signal groups.
These include DDR3 (Reference Clock, Command, Control, and Data), PCI Express*,
DMI2, Intel® QuickPath Interconnect, Platform Environmental Control Interface (PECI),
System Reference Clock, SMBus, JTAG and Test Access Port (TAP), SVID Interface,
Processor Asynchronous Sideband, Miscellaneous, and Power/Other signals. Refer to
Table 7-5 for details.
Detailed layout, routing, and termination guidelines corresponding to these signal
groups can be found in the applicable platform design guide (Refer to Section 1.7,
“Related Documents”).
Intel strongly recommends performing analog simulations of all interfaces. Please refer
to Section 1.7, “Related Documents” for signal integrity model availability.
7.1.1
System Memory Interface Signal Groups
The system memory interface utilizes DDR3 technology, which consists of numerous
signal groups. These include: Reference Clocks, Command Signals, Control Signals,
and Data Signals. Each group consists of numerous signals, which may utilize various
signaling technologies. Please refer to Table 7-5 for further details. Throughout this
chapter the system memory interface maybe referred to as DDR3.
7.1.2
PCI Express* Signals
The PCI Express Signal Group consists of PCI Express* ports 1and 3, and PCI Express
miscellaneous signals. Please refer to Table 7-5 for further details.
7.1.3
DMI2/PCI Express* Signals
The Direct Media Interface Gen 2 (DMI2) sends and receives packets and/or commands
to the PCH. The DMI2 is an extension of the standard PCI Express Specification. The
DMI2/PCI Express Signals consist of DMI2 receive and transmit input/output signals
and a control signal to select DMI2 or PCIe* 2.0 operation for port 0. Please refer to
Table 7-5 for further details.
7.1.4
Intel® QuickPath Interconnect (Intel® QPI)
The processor provides one Intel QPI port for high speed serial transfer between other
processors. The port consists of two uni-directional links (for transmit and receive). A
differential signaling scheme is utilized, which consists of opposite-polarity (DP, DN)
signal pairs.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
124
Electrical Specifications
7.1.5
Platform Environmental Control Interface (PECI)
PECI is an Intel proprietary interface that provides a communication channel between
Intel processors and chipset components to external system management logic and
thermal monitoring devices. The processor contains a Digital Thermal Sensor (DTS)
that reports a relative die temperature as an offset from Thermal Control Circuit (TCC)
activation temperature. Temperature sensors located throughout the die are
implemented as analog-to-digital converters calibrated at the factory. PECI provides an
interface for external devices to read processor temperature, perform processor
manageability functions, and manage processor interface tuning and diagnostics.
Please refer to Section 2.5, “Platform Environment Control Interface (PECI)” for
processor specific implementation details for PECI. Generic PECI specification details
are out of the scope of this document and can be found in RS - Platform Environment
Control Interface (PECI) Specification, revision 3.0.
The PECI interface operates at a nominal voltage set by VTTD. The set of DC electrical
specifications shown in Table 7-16 is used with devices normally operating from a VTTD
interface supply.
7.1.5.1
Input Device Hysteresis
The PECI client and host input buffers must use a Schmitt-triggered input design for
improved noise immunity. Please refer to Figure 7-1 and Table 7-16.
Figure 7-1.
Input Device Hysteresis
VTTD
Maximum VP
PECI High Range
Minimum VP
Minimum
Hysteresis
Valid Input
Signal Range
Maximum VN
Minimum VN
PECI Low Range
PECI Ground
7.1.6
System Reference Clocks (BCLK{0/1}_DP,
BCLK{0/1}_DN)
The processor core, processor uncore, Intel® QuickPath Interconnect link, PCI
Express* and DDR3 memory interface frequencies) are generated from BCLK{0/1}_DP
and BCLK{0/1}_DN signals. There is no direct link between core frequency and Intel
QuickPath Interconnect link frequency (e.g., no core frequency to Intel QuickPath
Interconnect multiplier). The processor maximum core frequency, Intel QuickPath
Interconnect link frequency and DDR memory frequency are set during manufacturing.
It is possible to override the processor core frequency setting using software (see the
Intel® Xeon® Processor E5 v2 Product Family Datasheet, Volume Two: Registers
).
This permits operation at lower core frequencies than the factory set maximum core
frequency.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
125
Electrical Specifications
The processor core frequency is configured during reset by using values stored within
the device during manufacturing. The stored value sets the lowest core multiplier at
which the particular processor can operate. If higher speeds are desired, the
appropriate ratio can be configured via the IA32_PERF_CTL MSR (MSR 199h); Bits
[15:0]. For details of operation at core frequencies lower than the maximum rated
processor speed, refer to the Intel® Xeon® Processor E5 v2 Product Family Datasheet,
Volume Two: Registers
.
Clock multiplying within the processor is provided by the internal phase locked loop
(PLL), which requires a constant frequency BCLK{0/1}_DP, BCLK{0/1}_DN input, with
exceptions for spread spectrum clocking. DC specifications for the BCLK{0/1}_DP,
BCLK{0/1}_DN inputs are provided in Table 7-17. These specifications must be met
while also meeting the associated signal quality specifications outlined in Section 7.9.
Details regarding BCLK{0/1}_DP, BCLK{0/1}_DN driver specifications are provided in
the CK420BQ Clock Synthesizer/Driver Specification.
7.1.6.1
PLL Power Supply
An on-die PLL filter solution is implemented on the processor. Refer to Table 7-12for DC
specifications and to the Platform Design Guide (PDG) for decoupling and routing
guidelines.
7.1.7
JTAG and Test Access Port (TAP) Signals
Due to the voltage levels supported by other components in the JTAG and Test Access
Port (TAP) logic, Intel recommends the processor be first in the TAP chain, followed by
any other components within the system. Please refer to the Intel® Xeon® Processor
E5-2400 v2 Product Family – Boundary Scan Description Language (BSDL) File for
more details. A translation buffer should be used to connect to the rest of the chain
unless one of the other components is capable of accepting an input of the appropriate
voltage. Two copies of each signal may be required with each driving a different voltage
level.
7.1.8
Processor Sideband Signals
The processor include asynchronous sideband signals that provide asynchronous input,
output or I/O signals between the processor and the platform or Platform Controller
Hub. Details can be found in Table 7-5 and the applicable platform design guide.
All Processor Asynchronous Sideband input signals are required to be
asserted/deasserted for a defined number of BCLKs in order for the processor to
recognize the proper signal state. Refer to Section 7.9 for applicable signal integrity
specifications.
7.1.9
Power, Ground and Sense Signals
Processors also include various other signals including power/ground and sense points.
Details can be found in Table 7-5 and the applicable platform design guide.
7.1.9.1
Power and Ground Lands
All VCC, VCCPLL, VSA, VCCD, VTTA, and VTTD lands must be connected to their respective
processor power planes, while all VSS lands must be connected to the system ground
plane. Refer to the Platform Design Guide (PDG) for decoupling, voltage plane and
routing guidelines for each power supply voltage.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
126
Electrical Specifications
For clean on-chip power distribution, processors include lands for all required voltage
supplies. These are listed in Table 7-1.
Table 7-1.
Power and Ground Lands
Power and
Ground Lands
VCC
VCCPLL
VCCD
7.1.9.2
Number of
Lands
135
2
16
Comments
Each VCC land must be supplied with the voltage determined by the
SVID Bus signals. Table 7-3 Defines the voltage level associated with
each core SVID pattern.Table 7-12, Figure 7-2represent VCC static
and transient limits. VCC has a VBOOT setting of 0.0V.
Each VCCPLL land is connected to a 1.0 V supply, power the Phase
Lock Loop (PLL) clock generation circuitry. An on-die PLL filter
solution is implemented within the processor.
Each VCCD land is connected to a switchable 1.50 V and 1.35 V supply,
provide power to the processor DDR3 interface. These supplies also
power the DDR3 memory subsystem. VCCD is also controlled by the
SVID Bus.
VTTA
9
VTTA lands must be supplied by a fixed 1.0V supply.
VTTD
18
VTTD lands must be supplied by a fixed 1.0V supply.
VSA
23
Each VSA land must be supplied with the voltage determined by the
SVID Bus signals, typically set at 0.940V. VSA has a VBOOT setting of
0.9V.
VSS
353
Ground
Decoupling Guidelines
Due to its large number of transistors and high internal clock speeds, the processor is
capable of generating large current swings between low and full power states. This may
cause voltages on power planes to sag below their minimum values if bulk decoupling is
not adequate. Large electrolytic bulk capacitors (CBULK), help maintain the output
voltage during current transients, for example coming out of an idle condition. Care
must be taken in the baseboard design to ensure that the voltages provided to the
processor remain within the specifications listed in Table 7-11. Failure to do so can
result in timing violations or reduced lifetime of the processor. For further information,
refer to the Platform Design Guide (PDG).
7.1.9.3
Voltage Identification (VID)
The Voltage Identification (VID) specification for the VCC, VSA, VCCD voltage are defined
by the VR12/IMVP7 Pulse Width Modulation Specification. The reference voltage or the
VID setting is set via the SVID communication bus between the processor and the
voltage regulator controller chip. The VID settings are the nominal voltages to be
delivered to the processor's VCC, VSA, VCCD lands. Table 7-3 specifies the reference
voltage level corresponding to the VID value transmitted over serial VID. The VID codes
will change due to temperature and/or current load changes in order to minimize the
power and to maximize the performance of the part. The specifications are set so that a
voltage regulator can operate with all supported frequencies.
Individual processor VID values may be calibrated during manufacturing such that two
processor units with the same core frequency may have different default VID settings.
The processor uses voltage identification signals to support automatic selection of VCC,
VSA, and VCCD power supply voltages. If the processor socket is empty (SKTOCC_N
high), or a “not supported” response is received from the SVID bus, then the voltage
regulation circuit cannot supply the voltage that is requested, the voltage regulator
must disable itself or not power on. Vout MAX register (30h) is programmed by the
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
127
Electrical Specifications
processor to set the maximum supported VID code and if the programmed VID code is
higher than the VID supported by the VR, then VR will respond with a “not supported”
acknowledgement. See the VR12/IMVP7 Pulse Width Modulation Specification for
further details.
7.1.9.3.1
SVID Commands
The processor provides the ability to operate while transitioning to a new VID setting
and its associated processor voltage rails (VCC, VSA, and VCCD). This is represented by a
DC shift. It should be noted that a low-to-high or high-to-low voltage state change may
result in as many VID transitions as necessary to reach the target voltage. Transitions
above the maximum specified VID are not supported. The processor supports the
following VR commands:
• SetVID_fast (20mV/µs for VCC, 10mV/µs for VSA/VCCD),
• SetVID_slow (5mV/µs for VCC, 2.5mV/µs for VSA/VCCD), and
• Slew Rate Decay (downward voltage only and it’s a function of the output
capacitance’s time constant) commands. Table 7-3 includes SVID step sizes and DC
shift ranges. Minimum and maximum voltages must be maintained as shown in
Table 7-11.
The VRM or EVRD utilized must be capable of regulating its output to the value defined
by the new VID. The VR12/IMVP7 Pulse Width Modulation Specification contains further
details.
Power source characteristics must be guaranteed to be stable whenever the supply to
the voltage regulator is stable.
7.1.9.3.2
SetVID Fast Command
The SetVID-fast command contains the target VID in the payload byte. The range of
voltage is defined in the VID table. The VR should ramp to the new VID setting with a
fast slew rate as defined in the slew rate data register. Typically 10 to 20 mV/µs
depending on platform, voltage rail, and the amount of decoupling capacitance.
The SetVID-fast command is preemptive, the VR interrupts its current processes and
moves to the new VID. The SetVID-fast command operates on 1 VR address at a time.
This command is used in the processor for package C6 fast exit and entry.
7.1.9.3.3
SetVID Slow Command
The SetVID-slow command contains the target VID in the payload byte. The range of
voltage is defined in the VID table. The VR should ramp to the new VID setting with a
“slow” slew rate as defined in the slow slew rate data register. The SetVID_Slow is 1/4
slower than the SetVID_fast slew rate.
The SetVID-slow command is preemptive, the VR interrupts its current processes and
moves to the new VID. This is the instruction used for normal P-state voltage change.
This command is used in the processor for the Intel Enhanced SpeedStep Technology
transitions.
7.1.9.3.4
SetVID Decay Command
The SetVID-Decay command is the slowest of the DVID transitions. It is only used for
VID down transitions. The VR does not control the slew rate, the output voltage
declines with the output load current only.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
128
Electrical Specifications
The SetVID- Decay command is preemptive, i.e, the VR interrupts its current processes
and moves to the new VID.
7.1.9.3.5
SVID Power State Functions: SetPS
The processor has three power state functions and these will be set seamlessly via the
SVID bus using the SetPS command. Based on the power state command, the SetPS
commands sends information to VR controller to configure the VR to improve efficiency,
especially at light loads. For example, typical power states are:
• PS(00h): Represents full power or active mode
• PS(01h): Represents a light load 5A to 20A
• PS(02h): Represents a very light load <5A
The VR may change its configuration to meet the processor’s power needs with greater
efficiency. For example, it may reduce the number of active phases, transition from
CCM (Continuous Conduction Mode) to DCM (Discontinuous Conduction Mode) mode,
reduce the switching frequency or pulse skip, or change to asynchronous regulation.
For example, typical power states are 00h = run in normal mode; a command of 01h=
shed phases mode, and an 02h=pulse skip.
The VR may reduce the number of active phases from PS(00h) to PS(01h) or PS(00h)
to PS(02h) for example. There are multiple VR design schemes that can be used to
maintain a greater efficiency in these different power states, please work with your VR
controller suppliers for optimizations.
The SetPS command sends a byte that is encoded as to what power state the VR
should transition to.
If a power state is not supported by the controller, the slave should acknowledge with
command rejected (11b)
Note the mapping of power states 0-n will be detailed in the VR12/IMVP7 Pulse Width
Modulation Specification.
If the VR is in a low power state and receives a SetVID command moving the VID up
then the VR exits the low power state to normal mode (PS0) to move the voltage up as
fast as possible. The processor must re-issue low power state (PS1 or PS2) command if
it is in a low current condition at the new higher voltage. See Figure 7-2 for VR power
state transitions.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
129
Electrical Specifications
Figure 7-2.
VR Power-State Transitions
PS0
PS1
7.1.9.3.6
PS2
SVID Voltage Rail Addressing
The processor addresses 4 different voltage rail control segments within VR12 (VCC,
VCCD, and VSA). The SVID data packet contains a 4-bit addressing code:
Table 7-2.
SVID Address Usage
PWM Address (HEX)
Processor
00
Vcc
01
Vsa
02
VCCD
03
N/A
04
N/A
05
N/A
Notes:
1.
Check with VR vendors for determining the physical address assignment method for their controllers.
2.
VR addressing is assigned on a per voltage rail basis.
3.
Dual VR controllers will have two addresses with the lowest order address, always being the higher phase
count.
4.
For future platform flexibility, the VR controller should include an address offset, as shown with +1 not
used.
Table 7-3.
VR12.0 Reference Code Voltage Identification (VID) Table (Sheet 1 of 2)
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
00
0.00000
55
0.67000
78
0.84500
9B
1.02000
BE
1.19500
E1
1.37000
33
0.50000
56
0.67500
79
0.85000
9C
1.02500
BF
1.20000
E2
1.37500
34
0.50500
57
0.68000
7A
0.85500
9D
1.03000
C0
1.20500
E3
1.38000
35
0.51000
58
0.68500
7B
0.86000
9E
1.03500
C1
1.21000
E4
1.38500
36
0.51500
59
0.69000
7C
0.86500
9F
1.04000
C2
1.21500
E5
1.39000
37
0.52000
5A
0.69500
7D
0.87000
A0
1.04500
C3
1.22000
E6
1.39500
38
0.52500
5B
0.70000
7E
0.87500
A1
1.05000
C4
1.22500
E7
1.40000
39
0.53000
5C
0.70500
7F
0.88000
A2
1.05500
C5
1.23000
E8
1.40500
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
130
Electrical Specifications
Table 7-3.
VR12.0 Reference Code Voltage Identification (VID) Table (Sheet 2 of 2)
HEX
VCC, VSA,
VCCD
1.23500
E9
1.41000
1.24000
EA
1.41500
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
HEX
VCC, VSA,
VCCD
3A
0.53500
5D
0.71000
80
0.88500
A3
1.06000
C6
3B
0.54000
5E
0.71500
81
0.89000
A4
1.06500
C7
3C
0.54500
5F
0.72000
82
0.89500
A5
1.07000
C8
1.24500
EB
1.42000
3D
0.55000
60
0.72500
83
0.90000
A6
1.07500
C9
1.25000
EC
1.42500
3E
0.55500
61
0.73000
84
0.90500
A7
1.08000
CA
1.25500
ED
1.43000
3F
0.56000
62
0.73500
85
0.91000
A8
1.08500
CB
1.26000
EE
1.43500
40
0.56500
63
0.74000
86
0.91500
A9
1.09000
CC
1.26500
EF
1.44000
41
0.57000
64
0.74500
87
0.92000
AA
1.09500
CD
1.27000
F0
1.44500
42
0.57500
65
0.75000
88
0.92500
AB
1.10000
CE
1.27500
F1
1.45000
43
0.58000
66
0.75500
89
0.93000
AC
1.10500
CF
1.28000
F2
1.45500
44
0.58500
67
0.76000
8A
0.93500
AD
1.11000
D0
1.28500
F3
1.46000
45
0.59000
68
0.76500
8B
0.94000
AE
1.11500
D1
1.29000
F4
1.46500
46
0.59500
69
0.77000
8C
0.94500
AF
1.12000
D2
1.29500
F5
1.47000
47
0.60000
6A
0.77500
8D
0.95000
B0
1.12500
D3
1.30000
F6
1.47500
48
0.60500
6B
0.78000
8E
0.95500
B1
1.13000
D4
1.30500
F7
1.48000
49
0.61000
6C
0.78500
8F
0.96000
B2
1.13500
D5
1.31000
F8
1.48500
4A
0.61500
6D
0.79000
90
0.96500
B3
1.14000
D6
1.31500
F9
1.49000
4B
0.62000
6E
0.79500
91
0.97000
B4
1.14500
D7
1.32000
FA
1.49500
4C
0.62500
6F
0.80000
92
0.97500
B5
1.15000
D8
1.32500
FB
1.50000
4D
0.63000
70
0.80500
93
0.98000
B6
1.15500
D9
1.33000
FC
1.50500
4E
0.63500
71
0.81000
94
0.98500
B7
1.16000
DA
1.33500
FD
1.51000
4F
0.64000
72
0.81500
95
0.99000
B8
1.16500
DB
1.34000
FE
1.51500
FF
1.52000
50
0.64500
73
0.82000
96
0.99500
B9
1.17000
DC
1.34500
51
0.65000
74
0.82500
97
1.00000
BA
1.17500
DD
1.35000
52
0.65500
75
0.83000
98
1.00500
BB
1.18000
DE
1.35500
53
0.66000
76
0.83500
99
1.01000
BC
1.18500
DF
1.36000
54
0.66500
77
0.84000
9A
1.01500
BD
1.19000
E0
1.36500
Notes:
1.
00h = Off State
2.
VID Range HEX 01-32 are not used by the processor.
3.
For VID Ranges supported see Table 7-12.
4.
VCCD is a fixed voltage of 1.35V or 1.5V.
7.1.10
Reserved or Unused Signals
All Reserved (RSVD) signals must not be connected. Connection of these signals to VCC,
VTTA, VTTD, VCCD, VCCPLL, VSS, or to any other signal (including each other) can result in
component malfunction or incompatibility with future processors. See Chapter 8,
"Processor Land Listing," for a land listing of the processor and the location of all
Reserved signals.
For reliable operation, always connect unused inputs or bi-directional signals to an
appropriate signal level. Unused active high inputs should be connected through a
resistor to ground (VSS). Unused outputs maybe left unconnected; however, this may
interfere with some Test Access Port (TAP) functions, complicate debug probing, and
prevent boundary scan testing. A resistor must be used when tying bi-directional
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
131
Electrical Specifications
signals to power or ground. When tying any signal to power or ground, a resistor will
also allow for system testability. Resistor values should be within ± 20% of the
impedance of the baseboard trace, unless otherwise noted in the appropriate platform
design guidelines.
7.2
Signal Group Summary
Signals are grouped by buffer type and similar characteristics as listed in Table 7-5. The
buffer type indicates which signaling technology and specifications apply to the signals.
Table 7-4.
Signal Description Buffer Types
Signal
Description
Analog
Analog reference or output. May be used as a threshold voltage or for buffer
compensation
Asynchronous1
Signal has no timing relationship with any system reference clock.
CMOS
CMOS buffers: 1.0 V or 1.5 V tolerant
DDR3
DDR3 buffers: 1.5 V and 1.35 V tolerant
DMI2
Direct Media Interface Gen 2 signals. These signals are compatible with PCI Express*
2.0 and 1.0 Signaling Environment AC Specifications.
Intel® QPI
Current-mode 6.4 GT/s and 8.0 GT/s forwarded-clock Intel QuickPath Interconnect
signaling
Open Drain CMOS
Open Drain CMOS (ODCMOS) buffers: 1.0V tolerant
PCI Express*
PCI Express* interface signals. These signals are compatible with PCI Express 3.0
Signalling Environment AC Specifications and are AC coupled. The buffers are not
3.3-V tolerant. Refer to the PCIe specification.
Reference
Voltage reference signal.
SSTL
Source Series Terminated Logic (JEDEC SSTL_15)
Notes:
1.
Table 7-5.
Qualifier for a buffer type.
Signal Groups (Sheet 1 of 3)
Differential/Single
Ended
Buffer Type
Signals1
DDR3 Reference Clocks2
Differential
DDR3 Command
Single ended
SSTL Output
DDR{1/2/3}_CLK_D[N/P][3:0]
Signals2
SSTL Output
DDR{1/2/3}_BA[2:0]
DDR{1/2/3}_CAS_N
DDR{1/2/3}_MA[15:00]
DDR{1/2/3}_MA_PAR
DDR{1/2/3}_RAS_N
DDR{1/2/3}_WE_N
CMOS1.5v Output
DDR_RESET_C{1/23}_N
DDR3 Control Signals
2
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
132
Electrical Specifications
Table 7-5.
Signal Groups (Sheet 2 of 3)
Differential/Single
Ended
Single ended
Signals1
Buffer Type
CMOS1.5v Output
DDR{1/2/3}_CS_N[7:0]
DDR{1/2/3}_ODT[3:0]
DDR{1/2/3}_CKE[3:0]
Reference Output
DDR_VREFDQTX_C{1/23}
Reference Input
DDR_VREFDQRX_C{1/23}
DDR{1/23}_RCOMP[2:0]
Differential
SSTL Input/Output
DDR{1/2/3}_DQS_D[N/P][17:00]
Single ended
SSTL Input/Output
DDR{1/2/3}_DQ[63:00]
DDR{1/2/3}_ECC[7:0]
SSTL Input
DDR{1/2/3}_PAR_ERR_N
DDR3 Data Signals2
DDR3 Miscellaneous Signals
Single ended
2
CMOS1.5v Input
DRAM_PWR_OK_C{1/23}
PCI Express* Port 1 & 3Signals
Differential
PCI Express* Input
PE1A_RX_D[N/P][3:0]
PE1B_RX_D[N/P][7:4]
PE3A_RX_D[N/P][3:0]
PE3B_RX_D[N/P][7:4]
PE3C_RX_D[N/P][11:8]
PE3D_RX_D[N/P][15:12]
Differential
PCI Express* Output
PE1A_TX_D[N/P][3:0]
PE1B_TX_D[N/P][7:4]
PE3A_TX_D[N/P][3:0]
PE3B_TX_D[N/P][7:4]
PE3C_TX_D[N/P][11:8]
PE3D_TX_D[N/P][15:12]
PCI Express* Miscellaneous Signals
Single ended
Analog Input
PE_RBIAS_SENSE
Reference Input/Output
PE_RBIAS
PE_VREF_CAP
DMI2/PCI Express* Signals
Differential
DMI2 Input
DMI_RX_D[N/P][3:0]
DMI2 Output
DMI_TX_D[N/P][3:0]
Intel® QuickPath Interconnect (Intel QPI) Signals
Differential
Single ended
Intel® QPI Input
QPI1_DRX_D[N/P][19:00]
QPI1_CLKRX_D[N/P]
Intel® QPI Output
QPI1_DTX_D[N/P][19:00]
QPI1_CLKTX_D[N/P]
Analog Input
QPI_RBIAS_SENSE
Analog Input/Output
QPI_RBIAS
Platform Environmental Control Interface (PECI)
Single ended
PECI
PECI
System Reference Clock (BCLK{0/1})
Differential
CMOS1.0v Input
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
BCLK{0/1}_D[N/P]
133
Electrical Specifications
Table 7-5.
Signal Groups (Sheet 3 of 3)
Differential/Single
Ended
Signals1
Buffer Type
SMBus
Single ended
Open Drain CMOS
Input/Output
DDR_SCL_C{1/23}
DDR_SDA_C{1/23}
PEHPSCL
PEHPSDA
CMOS1.0v Input
TCK, TDI, TMS, TRST_N
CMOS1.0v Input/Output
PREQ_N
JTAG & TAP Signals
Single ended
CMOS1.0v Output
PRDY_N
Open Drain CMOS
Input/Output
BPM_N[7:0]
EAR_N
Open Drain CMOS Output
TDO
Serial VID Interface (SVID) Signals
Single ended
CMOS1.0v Input
SVIDALERT_N
Open Drain CMOS
Input/Output
SVIDDATA
Open Drain CMOS Output
SVIDCLK
Processor Asynchronous Sideband Signals
Single ended
CMOS1.0v Input
BIST_ENABLE
BMCINIT
FRMAGENT
PWRGOOD
PMSYNC
RESET_N
SAFE_MODE_BOOT
SOCKET_ID[1:0]
TXT_AGENT
TXT_PLTEN
Open Drain CMOS
Input/Output
CAT_ERR_N
MEM_HOT_C{1/23}_N
PROCHOT_N
Open Drain CMOS Output
ERROR_N[2:0]
THERMTRIP_N
Miscellaneous Signals
N/A
Output
IVT_ID_N
SKTOCC_N
Power/Other Signals
Power / Ground
VCC, VTTA, VTTD, VCCD,VCCPLL, VSA and VSS
Sense Points
VCC_SENSE
VSS_VCC_SENSE
VSS_VTTD_SENSE
VTTD_SENSEVSA_SENSE
VSS_VSA_SENSE
Notes:
1.
2.
Refer to Section 6, “Signal Descriptions” for signal description details.
DDR{1/2/3} refers to DDR3 Channel 1, DDR3 Channel 2 and DDR3 Channel 3.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
134
Electrical Specifications
Table 7-6.
Signals with On-Die Termination
Pull Up /Pull
Down
Rail
Value
Units
DDR{1}_PAR_ERR_N
Pull Up
VCCD
100
Ω
DDR{2/3}_PAR_ERR_N
Pull Up
VCCD
100
Ω
Signal Name
Notes
BMCINIT
Pull Down
VSS
2K
Ω
1
FRMAGENT
Pull Down
VSS
2K
Ω
1
TXT_AGENT
Pull Down
VSS
2K
Ω
1
SAFE_MODE_BOOT
Pull Down
VSS
2K
Ω
1
SOCKET_ID[1:0]
Pull Down
VSS
2K
Ω
1
BIST_ENABLE
Pull Up
VTT
2K
Ω
1
TXT_PLTEN
Pull Up
VTT
2K
Ω
1
EAR_N
Pull Up
VTT
2K
Ω
2
Notes:
1.
Please refer to the Platform Design Guide (PDG) to change the default states of these signals.
2.
Refer to Table 7-19 for details on the RON (Buffer on Resistance) value for this signal.
7.3
Power-On Configuration (POC) Options
Several configuration options can be configured by hardware. The processor samples
its hardware configuration at reset, on the active-to-inactive transition of RESET_N, or
upon assertion of PWRGOOD (inactive-to-active transition). For specifics on these
options, please refer to Table 7-7.
The sampled information configures the processor for subsequent operation. These
configuration options cannot be changed except by another reset transition of the
latching signal (RESET_N or PWRGOOD).
Table 7-7.
Power-On Configuration Option Lands
Configuration Option
Output tri state
Execute BIST (Built-In Self Test)
Enable Service Processor Boot Mode
Enable Intel® Trusted Execution Technology (Intel®
TXT) Platform
Power-up Sequence Halt for ITP configuration
Land Name
Notes
PROCHOT_N
1
BIST_ENABLE
2
BMCINIT
3
TXT_PLTEN
3
EAR_N
3
Enable Bootable Firmware Agent
FRMAGENT
3
Enable Intel Trusted Execution Technology
(Intel TXT) Agent
TXT_AGENT
3
SAFE_MODE_BOOT
3
SOCKET_ID[1:0]
3
Enable Safe Mode Boot
Configure Socket ID
Notes:
1.
Output tri-state option enables Fault Resilient Booting (FRB), for FRB details see Section 7.4. The signal
used to latch PROCHOT_N for enabling FRB mode is RESET_N.
2.
BIST_ENABLE is sampled at RESET_N de-assertion
3.
This signal is sampled after PWRGOOD assertion.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
135
Electrical Specifications
7.4
Fault Resilient Booting (FRB)
The processor supports both socket and core level Fault Resilient Booting (FRB), which
provides the ability to boot the system as long as there is one processor functional in
the system. One limitation to socket level FRB is that the system cannot boot if the
legacy socket that connects to an active PCH becomes unavailable since this is the path
to the system BIOS. See Table 7-8 for a list of output tri-state FRB signals.
Socket level FRB will tri-state processor outputs via the PROCHOT_N signal. Assertion
of the PROCHOT_N signal through RESET_N de-assertion will tri-state processor
outputs. Note, that individual core disabling is also supported for those cases where
disabling the entire package is not desired. For Core FRB support refer to the Intel®
Xeon® Processor E5 v2 Product Family Datasheet, Volume Two: Registers for details.
The processor extends the FRB capability to the core granularity by maintaining a
register in the uncore so that BIOS or another entity can disable one or more specific
processor cores. Additional details can be found in the Intel® Xeon® Processor E5 v2
Product Family Datasheet, Volume Two: Registers
.
Table 7-8.
7.5
Fault Resilient Booting (Output Tri-State) Signals
Output Tri-State Signal Groups
Signals
Intel QPI
QPI0_CLKTX_DN[1:0]
QPI0_CLKTX_DP[1:0]
QPI0_DTX_DN[19:00]
QPI0_DTX_DP[19:00]
QPI1_CLKTX_DN[1:0]
QPI1_CLKTX_DP[1:0]
QPI1_DTX_DN[19:00]
QPI1_DTX_DP[19:00]
SMBus
DDR_SCL_C1
DDR_SDA_C1
DDR_SCL_C23
DDR_SDA_C23
PEHPSCL
PEHPSDA
Processor Sideband
CAT_ERR_N
ERROR_N[2:0]
BPM_N[7:0]
PRDY_N
THERMTRIP_N
PROCHOT_N
PECI
SVID
SVIDCLK
Mixing Processors
Intel supports and validates twoprocessor configurations only in which all processors
operate with the same Intel® QuickPath Interconnect frequency, core frequency, power
segment, and have the same internal cache sizes. Mixing components operating at
different internal clock frequencies is not supported and will not be validated by Intel.
Combining processors from different power segments is also not supported.
Note:
Processors within a system must operate at the same frequency per bits [15:8] of the
FLEX_RATIO MSR (Address: 194h); however this does not apply to frequency
transitions initiated due to thermal events, Extended HALT, Enhanced Intel SpeedStep
Technology transitions signal. Please refer to the Intel® Xeon® Processor E5 v2
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
136
Electrical Specifications
Product Family Datasheet, Volume Two: Registers
MSR and setting the processor core frequency.
for details on the FLEX_RATIO
Not all operating systems can support dual processors with mixed frequencies. Mixing
processors of different steppings but the same model (as per CPUID instruction) is
supported provided there is no more than one stepping delta between the processors,
for example, S and S+1.
S and S+1 is defined as mixing of two CPU steppings in the same platform where one
CPU is S (stepping) = CPUID.(EAX=01h):EAX[3:0], and the other is S+1 =
CPUID.(EAX=01h):EAX[3:0]+1. The stepping ID is found in EAX[3:0] after executing
the CPUID instruction with Function 01h.
Details regarding the CPUID instruction are provided in the AP-485, Intel® Processor
Identification and the CPUID Instruction application note, also refer to the Intel®
Xeon® Processor E5 v2 Product Family NDA Sightings Report.
7.6
Flexible Motherboard Guidelines (FMB)
The Flexible Motherboard (FMB) guidelines are estimates of the maximum values the
processor will have over certain time periods. The values are only estimates and actual
specifications for future processors may differ. Processors may or may not have
specifications equal to the FMB value in the foreseeable future. System designers
should meet the FMB values to ensure their systems will be compatible with future
processors.
7.7
Absolute Maximum and Minimum Ratings
Table 7-9 specifies absolute maximum and minimum ratings. At conditions outside
functional operation condition limits, but within absolute maximum and minimum
ratings, neither functionality nor long-term reliability can be expected. If a device is
returned to conditions within functional operation limits after having been subjected to
conditions outside these limits, but within the absolute maximum and minimum
ratings, the device may be functional, but with its lifetime degraded depending on
exposure to conditions exceeding the functional operation condition limits.
Although the processor contains protective circuitry to resist damage from ElectroStatic Discharge (ESD), precautions should always be taken to avoid high static
voltages or electric fields.
Table 7-9.
Processor Absolute Minimum and Maximum Ratings
Symbol
Parameter
Min
Max
Unit
-0.3
1.4
V
VCC
Processor core voltage with respect to Vss
VCCPLL
Processor PLL voltage with respect to Vss
-0.3
2.0
V
VCCD
Processor IO supply voltage for DDR3
(standard voltage) with respect to VSS
-0.3
1.85
V
VCCD
Processor IO supply voltage for DDR3L (low
Voltage) with respect to VSS
-0.3
1.7
V
VSA
Processor SA voltage with respect to VSS
-0.3
1.4
V
VTTA
VTTD
Processor analog IO voltage with respect to
VSS
-0.3
1.4
V
Notes:
1.
For functional operation, all processor electrical, signal quality, mechanical, and thermal specifications must
be satisfied.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
137
Electrical Specifications
2.
7.7.1
Overshoot and undershoot voltage guidelines for input, output, and I/O signals are outlined in
Section 7.9.5. Excessive overshoot or undershoot on any signal will likely result in permanent damage to
the processor.
Storage Condition Specifications
Environmental storage condition limits define the temperature and relative humidity
limits to which the device is exposed to while being stored in a Moisture Barrier Bag.
The specified storage conditions are for component level prior to board attach (see
notes in Table 7-10 for post board attach limits).
Table 7-10 specifies absolute maximum and minimum storage temperature limits which
represent the maximum or minimum device condition beyond which damage, latent or
otherwise, may occur. The table also specifies sustained storage temperature, relative
humidity, and time-duration limits. These limits specify the maximum or minimum
device storage conditions for a sustained period of time. At conditions outside sustained
limits, but within absolute maximum and minimum ratings, quality & reliability may be
affected.
Table 7-10. Storage Condition Ratings
Symbol
Parameter
Min
Max
Unit
Tabsolute storage
The minimum/maximum device storage temperature
beyond which damage (latent or otherwise) may
occur when subjected to for any length of time.
-25
125
°C
Tsustained storage
The minimum/maximum device storage temperature
for a sustained period of time.
-5
40
°C
Tshort term storage
The ambient storage temperature (in shipping media)
for a short period of time.
-20
85
°C
RHsustained storage
The maximum device storage relative humidity for a
sustained period of time.
Timesustained storage
A prolonged or extended period of time; typically
associated with sustained storage conditions
Unopened bag, includes 6 months storage time by
customer.
0
30
months
Timeshort term storage
A short period of time (in shipping media).
0
72
hours
60% @ 24
°C
Notes:
1.
Storage conditions are applicable to storage environments only. In this scenario, the processor must not
receive a clock, and no lands can be connected to a voltage bias. Storage within these limits will not affect
the long-term reliability of the device. For functional operation, please refer to the processor case
temperature specifications.
2.
These ratings apply to the Intel component and do not include the tray or packaging.
3.
Failure to adhere to this specification can affect the long-term reliability of the processor.
4.
Non-operating storage limits post board attach: Storage condition limits for the component once attached
to the application board are not specified. Intel does not conduct component level certification assessments
post board attach given the multitude of attach methods, socket types and board types used by customers.
Provided as general guidance only, Intel board products are specified and certified to meet the following
temperature and humidity limits (Non-Operating Temperature Limit: -40C to 70C & Humidity: 50% to 90%,
non condensing with a maximum wet bulb of 28C).
5.
Device storage temperature qualification methods follow JEDEC High and Low Temperature Storage Life
Standards: JESD22-A119 (low temperature) and JESD22-A103 (high temperature).
7.8
DC Specifications
DC specifications are defined at the processor pads, unless otherwise noted.
DC specifications are only valid while meeting specifications for case temperature
(TCASE specified in Section 5), clock frequency, and input voltages. Care should be
taken to read all notes associated with each specification.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
138
7.8.1
Voltage and Current Specifications
Table 7-11. Voltage Specification
Symbol
Parameter
VCC VID
VCC VID Range
VRetention
VID
Retention Voltage
VID in Package C3
and C6 states
VCC
Core Voltage
(Launch - FMB)
VVID_STEP
(Vcc, Vsa,
Vccd)
VID step size during
a transition
VCCPLL
PLL Voltage
VCCD
Voltage
Plane
Max
Unit
Notes1
1.35
V
2, 3
0.65
V
2, 3
See Table 7-13 and Figure 7-3
V
3, 4, 7, 8,
12, 14, 18
5.0
mV
10
Min
Typ
0.6
VCC
VCCPLL
0.955*VCCPLL_TYP
1.70
1.045*VCCPLL_TYP
V
11, 12, 13,
17
I/O Voltage for
DDR3 (Standard
Voltage)
VCCD
0.95*VCCD_TYP
1.50
1.05*VCCD_TYP
V
11, 13, 14,
16, 17
VCCD
I/O Voltage for
DDR3L (Low
Voltage)
VCCD
0.95*VCCD_TYP
1.35
1.075*VCCD_TYP
V
11, 13, 14,
16, 17
VTT (VTTA,
VTTD)
Uncore Voltage
(Launch - FMB)
VTT
0.957*VTT_TYP
1.00
1.043*VTT_TYP
V
3, 5, 9, 12,
13
VSA_VID
VSA VID Range
VSA
0.60
0.940
1.25
V
2, 3, 14, 15
VSA
System Agent
Voltage
(Launch - FMB)
VSA
VSA_VID - 0.057
VSA_VID
VSA_VID + 0.057
V
3, 6, 12,
14, 19
Notes:
1.
Unless otherwise noted, all specifications in this table apply to all processors. These specifications are based on final silicon
characterization.
2.
Individual processor VID values may be calibrated during manufacturing such that two devices at the same speed may have
different settings.
3.
Voltages are targets only. A variable voltage source should exist on systems in the event that a different voltage is required.
4.
The VCC voltage specification requirements are measured across the remote sense pin pairs (VCC_SENSE and
VSS_VCC_SENSE) on the processor package. Voltage measurement should be taken with a DC to 100 MHz bandwidth
oscilloscope limit (or DC to 20 MHz for older model oscilloscopes), using a 1.5 pF maximum probe capacitance, and 1 MΩ
minimum impedance. The maximum length of the ground wire on the probe should be less than 5 mm to ensure external
noise from the system is not coupled in the scope probe.
5.
The VTTA, and VTTD voltage specification requirements are measured across the remote sense pin pairs (VTTD_SENSE and
VSS_VTTD_SENSE) on the processor package. Voltage measurement should be taken with a DC to 100 MHz bandwidth
oscilloscope limit (or DC to 20 MHz for older model oscilloscopes), using a 1.5 pF maximum probe capacitance, and 1 MΩ
minimum impedance. The maximum length of the ground wire on the probe should be less than 5 mm to ensure external
noise from the system is not coupled in the scope probe.
6.
The VSA voltage specification requirements are measured across the remote sense pin pairs (VSA_SENSE and
VSS_VSA_SENSE) on the processor package. Voltage measurement should be taken with a DC to 100 MHz bandwidth
oscilloscope limit (or DC to 20 MHz for older model oscilloscopes), using a 1.5 pF maximum probe capacitance, and 1 MΩ
minimum impedance. The maximum length of the ground wire on the probe should be less than 5 mm to ensure external
noise from the system is not coupled in the scope probe.
7.
For the Intel® Xeon® processor E5-2400 v2 product family processor refer to Table 7-13 and corresponding Figure 7-3. The
processor should not be subjected to any static VCC level that exceeds the VCC_MAX associated with any particular current.
Failure to adhere to this specification can shorten processor lifetime.
8.
Minimum VCC and maximum ICC are specified at the maximum processor case temperature (TCASE) shown in Chapter 5,
“Thermal Management Specifications”. ICC_MAX is specified at the relative VCC_MAX point on the VCC load line. The processor is
capable of drawing ICC_MAX for up to 5 seconds. Refer to Figure 7-4 for further details on the average processor current draw
over various time durations.
9.
The processor should not be subjected to any static VTTA, VTTD level that exceeds the VTT_MAX associated with any particular
current. Failure to adhere to this specification can shorten processor lifetime.
10. This specification represents the VCC increase or decrease due to each VID transition, see Section 7.1.9.3, “Voltage
Identification (VID)”.
11. Baseboard bandwidth is limited to 20 MHz.
12. FMB is the flexible motherboard guidelines. See Section 7.4, “Fault Resilient Booting (FRB)” for FMB details.
13. DC + AC + Ripple specification
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
139
14.
15.
16.
17.
For Power State Functions see Section 7.1.9.3.5.
VSA_VID does not have a loadline, the output voltage is expected to be the VID value.
VCCD tolerance at processor pins. Tolerance for VR at remote sense is ±3.3%*VCCD.
The VCCPLL, VCCD voltage specification requirements are measured across vias on the platform. Choose VCCPLL, VCCD vias close
to the socket and measure with a DC to 100MHz bandwidth oscilloscope limit (or DC to 20 MHz for older model oscilloscopes),
using 1.5 pF maximum probe capacitance, and 1M Ω minimum impedance. The maximum length of the ground wire on the
probe should be less than 5 mm to ensure external noise from the system is not coupled in the scope probe.
18. VCC has a Vboot setting of 0.0V and is not included in the PWRGOOD indication. Refer to the VR12/IMVP7 Pulse Width
Modulation Specification.
19. VSA has a Vboot setting of 0.9V. Refer to the VR12/IMVP7 Pulse Width Modulation Specification.
Table 7-12. Processor Supply Current Specifications
TDC
(A)
Max
(A)
ITT
I/O Termination Supply,
Processor Current on VTTA/VTTD
16
20
ISA
System Agent Supply,
Processor Current on VSA
18
19
Parameter and Definition
Processor TDP / Core count
2,3,6
ICCPLL
PLL Supply,
Processor Current on VCCPLL
2
2
ICCD
Memory Controller DDR3 Supply,
Processor Current on VCCD
5
7
ICCD_S3
Memory Controller Supply,
Processor Current on VCCD while in System
S3 Standby State
--
1
All Intel® Xeon® Processor E5-2400 v2 Product
Family
106
135
95W 10-core / 8-core
ICC
Core Processor Supply,
Processor Current on VCC
Notes1
80W 6-core / 4-core
80
85
80W 4-core 1S / 2-core 1S
70
80
LV70W-10C
90
110
60W 10-core / 6-core
75
90
LV60W-8C / LV60W-6C 1S
75
90
LV50W-6C
65
80
LV40W-2C 1S
40
50
4,5
2,3,6
Notes:
1.
Unless otherwise noted, all specifications in this table apply to all processors. These specifications are based on silicon
characterization.
2.
Launch to FMB, See Section 7.6, “Flexible Motherboard Guidelines (FMB)” for details.
3.
TDC (Thermal Design Current) is the sustained (DC equivalent) current that the processor is capable of drawing indefinitely
and should be used for the voltage regulator thermal assessment. The voltage regulator is responsible for monitoring its
temperature and asserting the necessary signal to inform the processor of a thermal excursion. Please refer to the VR12/
IMVP7 Pulse Width Modulation Specification for further details.
4.
Specification is at TCASE = 50 °C. Characterized by design (not tested).
5.
ICCD specifications are current draw on VCCD of processor only and do not include current consumption by memory devices.
6.
Minimum VCC and maximum ICC are specified at the maximum processor case temperature (TCASE) shown in Section 5,
“Thermal Management Specifications”. ICC_MAX is specified at the relative VCC_MAX point on the VCC load line. The
processor is capable of drawing ICC_MAX for up to 5 seconds. Refer to Section 7-4, “Load Current Versus Time” for details on
processor current draw over various durations.
Table 7-13. Processor VCC Static and Transient Tolerance (Sheet 1 of 2)
ICC [A]
VCC_MAX [V]
VCC_TYP [V]
VCC_MIN [V]
Notes
0
VID + 0.015
VID - 0.000
VID - 0.015
1,2,3,4
5
VID + 0.009
VID - 0.006
VID - 0.021
1,2,3,4
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
140
Table 7-13. Processor VCC Static and Transient Tolerance (Sheet 2 of 2)
ICC [A]
VCC_MAX [V]
VCC_TYP [V]
VCC_MIN [V]
Notes
10
VID + 0.003
VID - 0.013
VID - 0.028
1,2,3,4
15
VID - 0.004
VID - 0.019
VID - 0.034
1,2,3,4
20
VID - 0.010
VID - 0.025
VID - 0.040
1,2,3,4
25
VID - 0.016
VID - 0.031
VID - 0.046
1,2,3,4
30
VID - 0.023
VID - 0.038
VID - 0.053
1,2,3,4
35
VID - 0.029
VID - 0.044
VID - 0.059
1,2,3,4
40
VID - 0.035
VID - 0.050
VID - 0.065
1,2,3,4
45
VID - 0.041
VID - 0.056
VID - 0.071
1,2,3,4
50
VID - 0.048
VID - 0.063
VID - 0.078
1,2,3,4
55
VID - 0.054
VID - 0.069
VID - 0.084
1,2,3,4
60
VID - 0.060
VID - 0.075
VID - 0.090
1,2,3,4
65
VID - 0.066
VID - 0.081
VID - 0.096
1,2,3,4
70
VID - 0.073
VID - 0.088
VID - 0.103
1,2,3,4
75
VID - 0.079
VID - 0.094
VID - 0.109
1,2,3,4
80
VID - 0.085
VID - 0.100
VID - 0.115
1,2,3,4
85
VID - 0.091
VID - 0.106
VID - 0.121
1,2,3,4
90
VID - 0.098
VID - 0.113
VID - 0.128
1,2,3,4
95
VID - 0.104
VID - 0.119
VID - 0.134
1,2,3,4
100
VID - 0.110
VID - 0.125
VID - 0.140
1,2,3,4
105
VID - 0.116
VID - 0.131
VID - 0.146
1,2,3,4
110
VID - 0.123
VID - 0.138
VID - 0.153
1,2,3,4
115
VID - 0.129
VID - 0.144
VID - 0.159
1,2,3,4
120
VID - 0.135
VID - 0.150
VID - 0.165
1,2,3,4
125
VID - 0.141
VID - 0.156
VID - 0.171
1,2,3,4
130
VID - 0.148
VID - 0.163
VID - 0.178
1,2,3,4
135
VID - 0.154
VID - 0.169
VID - 0.184
1,2,3,4
Notes:
1.
The loadline specification includes both static and transient limits.
2.
This table is intended to aid in reading discrete points on graph in Figure 7-3.
3.
The loadlines specify voltage limits at the die measured at the Vcc_sense and Vss_Vcc_sense lands.
Voltage regulation feedback for voltage regulator circuits must also be taken from processor Vcc_sense and
Vss_Vcc_sense lands. Refer to the VR12/IMVP7 Pulse Width Modulation Specification for loadline guidelines
and VR implementation details.
4.
The Icc ranges extend to IccMax of the target processor as follows as documented in Table 7-12.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
141
Figure 7-3.
VCC Static and Transient Tolerance Loadlines
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
142
7.8.2
Die Voltage Validation
Core voltage (VCC) overshoot events at the processor must meet the specifications in
Table 7-14 when measured across the VCC_SENSE and VSS_VCC_SENSE lands.
Overshoot events that are < 10 ns in duration may be ignored. These measurements of
processor die level overshoot should be taken with a 100 MHz bandwidth limited
oscilloscope.
Figure 7-4.
Load Current Versus Time
Notes:
1.
The peak current for any 5 second sample does not exceed Icc_max.
2.
The average current for any 10 second sample does not exceed the Y value at 10 seconds.
3.
The average current for any 20 second period or greater does not exceed Icc_tdc.
4.
Turbo performance may be impacted by failing to meet durations specified in this graph. Ensure that the
platform design can handle peak and average current based on the specification.
5.
Processor or voltage regulator thermal protection circuitry should not trip for load currents greater than
ICC_TDC.
6.
Not 100% tested. Specified by design characterization.
7.8.2.1
VCC Overshoot Specifications
The processor can tolerate short transient overshoot events where VCC exceeds the VID
voltage when transitioning from a high-to-low current load condition. This overshoot
cannot exceed VID + VOS_MAX (VOS_MAX is the maximum allowable overshoot above
VID). These specifications apply to the processor die voltage as measured across the
VCC_SENSE and VSS_VCC_SENSE lands.
Table 7-14. VCC Overshoot Specifications (Sheet 1 of 2)
Symbol
VOS_MAX
Parameter
Min
Magnitude of VCC overshoot above VID
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
143
Max
Units
Figure
65
mV
7-5
Notes
Table 7-14. VCC Overshoot Specifications (Sheet 2 of 2)
Symbol
TOS_MAX
Parameter
Min
Max
Units
Figure
25
μs
7-5
Time duration of VCC overshoot above VccMAX
value at the new lighter load
Figure 7-5.
Notes
VCC Overshoot Example Waveform
VOS_MAX
Voltage [V]
VID + VOS_MAX
VccMAX (I1)
TOS_MAX
0
5
10
15
20
25
30
Time [us]
Notes:
1.
VOS_MAX is the measured overshoot voltage.
2.
TOS_MAX is the measured time duration above VccMAX(I1).
3.
Istep: Load Release Current Step, for example, I2 to I1, where I2 > I1.
4.
VccMAX(I1) = VID - I1*RLL + 15mV
7.8.3
Signal DC Specifications
DC specifications are defined at the processor pads, unless otherwise noted.
DC specifications are only valid while meeting specifications for case temperature
(TCASE specified in Section 5, “Thermal Management Specifications”), clock
frequency, and input voltages. Care should be taken to read all notes associated with
each specification.
Table 7-15. DDR3 and DDR3L Signal DC Specifications (Sheet 1 of 2)
Symbol
IIL
Parameter
Min
Input Leakage Current
Typ
-1.4
Max
Units
Notes1
+1.4
mA
10
0.43*VCCD
V
2, 3
V
2, 4, 5
Data Signals
VIL
Input Low Voltage
VIH
Input High Voltage
RON
DDR3 Data Buffer On
Resistance
21
31
Ω
6
Data ODT
On-Die Termination for Data
Signals
45
90
55
110
Ω
8
PAR_ERR_N ODT
On-Die Termination for Parity
Error Signals
0.57*VCCD
100
Reference Clock Signals, Command, and Data Signals
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
144
Ω
Table 7-15. DDR3 and DDR3L Signal DC Specifications (Sheet 2 of 2)
Symbol
Parameter
Min
Typ
Max
Units
Notes1
VOL
Output Low Voltage
(VCCD
/ 2)* (RON
/(RON+RVTT_TERM))
V
2, 7
VOH
Output High Voltage
VCCD
- ((VCCD
/ 2)*
(RON/(RON+RVTT_TE
RM))
V
2, 5, 7
Reference Clock Signal
RON
DDR3 Clock Buffer On
Resistance
21
31
Ω
6
RON
DDR3 Command Buffer On
Resistance
16
24
Ω
6
RON
DDR3 Reset Buffer On
Resistance
25
75
Ω
6
VOL_CMOS1.5v
Output Low Voltage, Signals
DDR_RESET_ C{1/23}_N
0.2*VCCD
V
1,2
VOH_CMOS1.5v
Output High Voltage, Signals
DDR_RESET_ C{1/23}_N
V
1,2
IIL_CMOS1.5v
Input Leakage Current
Command Signals
0.9*VCCD
-100
+100
μA
1,2
21
31
Ω
6
Control Signals
RON
DDR3 Control Buffer On
Resistance
DDR1_RCOMP[0]
COMP Resistance
128.7
130
131.3
Ω
9,12
DDR1_RCOMP[1]
COMP Resistance
25.839
26.1
26.361
Ω
9,12
DDR1_RCOMP[2]
COMP Resistance
198
200
202
Ω
9,12
DDR23_RCOMP[0]
COMP Resistance
128.7
130
131.3
Ω
9,12
DDR23_RCOMP[1]
COMP Resistance
25.839
26.1
26.361
Ω
9,12
DDR23_RCOMP[2]
COMP Resistance
198
200
202
Ω
9,12
0.55*VCCD +
0.2
V
2, 3,
11, 13
V
2, 4, 5,
11, 13
DDR3 Miscellaneous Signals
VIL
Input Low Voltage
DRAM_PWR_OK_C{01/23}
VIH
Input High Voltage
DRAM_PWR_OK_C{01/23}
0.55*VCCD
+ 0.3
Notes:
1.
Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.
The voltage rail VCCD which will be set to 1.50 V or 1.35 V nominal depending on the voltage of all DIMMs connected to the
processor.
3.
VIL is the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
4.
VIH is the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
5.
VIH and VOH may experience excursions above VCCD. However, input signal drivers must comply with the signal quality
specifications. Refer to Section 7.9.
6.
This is the pull down driver resistance. Refer to processor signal integrity models for I/V characteristics. Reset drive does not
have a termination.
7.
RVTT_TERM is the termination on the DIMM and not controlled by the processor. Please refer to the applicable DIMM datasheet.
8.
The minimum and maximum values for these signals are programmable by BIOS to one of the pairs. See Intel® Xeon®
Processor E5-1600/2400/2600/4600 and Intel® Xeon® Processor E5-1600/2400/2600/4600 v2 Product Families System
Agent BIOS Specification for details on this option.
9.
COMP resistance must be provided on the system board with 1% resistors. See the Platform Design Guide (PDG) for
implementation details. DDR1_RCOMP[2:0] and DDR23_RCOMP[2:0] resistors are terminated to VSS.
10. Input leakage current is specified for all DDR3 signals.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
145
11. DRAM_PWR_OK_C{1/23} must have a maximum of 30 ns rise or fall time over VCCD * 0.55 +300 mV and -200 mV and the
edge must be monotonic.
12. The DDR1/23_RCOMP error tolerance is +/- 15% from the compensated value.
13. DRAM_PWR_OK_C{1/23}: Data Scrambling must be enabled for production environments. Disabling Data scrambling can be
used for debug and testing purposes only. Running systems with Data Scrambling off will make the configuration out of
specification. For details, please reference these documents: Intel® Xeon® Processor E5 v2 Product Family Datasheet,
Volume Two: Registers and the Platform Design Guide (PDG)
Table 7-16. PECI DC Specifications
Symbol
Definition and Conditions
VIn
Input Voltage Range
VHysteresis
Hysteresis
Min
Max
Units
-0.150
VTT
V
0.100 * VTT
Figure
Notes1
V
VN
Negative-edge threshold voltage
0.275 * VTT
0.500 * VTT
V
7-1
2
VP
Positive-edge threshold voltage
0.550 * VTT
0.725 * VTT
V
7-1
2
ISOURCE
High level output source
VOH = 0.75 * VTT
ILeak+
High impedance state leakage to VTTD (Vleak =
VOL)
50
200
µA
RON
Buffer On Resistance
20
36
Ω
CBus
Bus capacitance per node
VNoise
Signal noise immunity above 300 MHz
-6.0
Output Edge Rate (50 ohm to VSS, between VIL
and VIH)
mA
N/A
10
pF
0.100 * VTT
N/A
Vp-p
1.5
4
V/ns
3
4,5
Notes:
1.
VTTD supplies the PECI interface. PECI behavior does not affect VTTD min/max specification
2.
It is expected that the PECI driver will take into account, the variance in the receiver input thresholds and consequently, be
able to drive its output within safe limits (-0.150 V to 0.275*VTTD for the low level and 0.725*VTTD to VTTD+0.150 V for the
high level).
3.
The leakage specification applies to powered devices on the PECI bus.
4.
One node is counted for each client and one node for the system host. Extended trace lengths might appear as additional
nodes.
5.
Excessive capacitive loading on the PECI line may slow down the signal rise/fall times and consequently limit the maximum bit
rate at which the interface can operate.
Table 7-17. System Reference Clock (BCLK{0/1}) DC Specifications
Symbol
Parameter
Signal
Min
Max
Unit
Figure
VBCLK_diff_ih
Differential Input High Voltage
Differential
0.150
N/A
V
7-9
VBCLK_diff_il
Differential Input Low Voltage
Differential
-0.150
V
7-9
Vcross (abs)
Absolute Crossing Point
Vcross(rel)
Notes1
Single Ended
0.250
0.550
V
7-6
7-10
2, 4, 7
Relative Crossing Point
Single Ended
0.250 +
0.5*(VHavg 0.700)
0.550 +
0.5*(VHavg 0.700)
V
7-6
3, 4, 5
ΔVcross
Range of Crossing Points
Single Ended
N/A
0.140
V
7-11
6
VTH
Threshold Voltage
Single Ended
Vcross - 0.1
Vcross + 0.1
V
IIL
Input Leakage Current
N/A
1.50
μA
Cpad
Pad Capacitance
N/A
1.2
pF
0.9
8
Notes:
1.
Unless otherwise noted, all specifications in this table apply to all processor frequencies. These specifications are specified at
the processor pad.
2.
Crossing Voltage is defined as the instantaneous voltage value when the rising edge of BCLK{0/1}_DN is equal to the falling
edge of BCLK{0/1}_DP.
3.
VHavg is the statistical average of the VH measured by the oscilloscope.
4.
The crossing point must meet the absolute and relative crossing point specifications simultaneously.
5.
VHavg can be measured directly using “Vtop” on Agilent* and “High” on Tektronix oscilloscopes.
6.
VCROSS is defined as the total variation of all crossing voltages as defined in Note 3.
7.
The rising edge of BCLK{0/1}_DN is equal to the falling edge of BCLK{0/1}_DP.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
146
8.
For Vin between 0 and Vih.
Table 7-18. SMBus DC Specifications
Symbol
Parameter
Min
VIL
Input Low Voltage
VIH
Input High Voltage
0.7*VTT
VHysteresis
Hysteresis
0.1*VTT
VOL
Output Low Voltage
RON
Buffer On Resistance
IL
Leakage Current
Max
Units
0.3*VTT
V
V
V
0.2*VTT
Output Edge Rate (50 ohm to VTT, between VIL
and VIH)
Notes
V
4
14
Ω
50
200
μA
0.05
0.6
V/ns
Table 7-19. JTAG and TAP Signals DC Specifications
Symbol
Parameter
VIL
Input Low Voltage
VIH
Input High Voltage
VIL
Input Low Voltage: PREQ_N
VIH
Input High Voltage: PREQ_N
VOL
Output Low Voltage
VHysteresis
Hysteresis
RON
Buffer On Resistance
BPM_N[7:0], PRDY_N, TDO
IIL
Input Leakage Current
Min
Max
Units
0.3*VTT
V
0.7*VTT
V
0.4*VTT
V
0.8*VTT
V
0.2*VTT
V
4
14
Ω
50
200
μA
0.1*VTT
Input Edge Rate
Signals: BPM_N[7:0], EAR_N, PREQ_N, TCK,
TDI, TMS, TRST_N
V
0.05
Output Edge Rate (50 ohm to VTT)
Signal: BPM_N[7:0], PRDY_N, TDO
Notes
0.2
1.5
V/ns
1, 2
V/ns
1
Note:
1.
These signals are measured between VIL and VIH.
2.
The signal edge rate must be met or the signal must transition monotonically to the asserted state.
Table 7-20. Serial VID Interface (SVID) DC Specifications (Sheet 1 of 2)
Symbol
Parameter
VTT
CPU I/O Voltage
VIL
Input Low Voltage
Signals SVIDDATA, SVIDALERT_N
VIH
Input High Voltage
Signals SVIDDATA, SVIDALERT_N
VOL
Output Low Voltage
Signals SVIDCLK, SVIDDATA
VHysteresis
Hysteresis
RON
Buffer On Resistance
Signals SVIDCLK, SVIDDATA
IIL
Input Leakage Current
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Min
Typ
Max
Units
VTT - 3%
1.0
VTT + 3%
V
0.4*VTT
V
1
V
1
0.3*VTT
V
1
V
1
4
14
Ω
2
+/-50
+/-200
μA
3,4
0.7*VTT
0.05*VTT
147
Notes
Table 7-20. Serial VID Interface (SVID) DC Specifications (Sheet 2 of 2)
Symbol
Parameter
Min
Input Edge Rate
Signal: SVIDALERT_N
0.05
Output Edge Rate (50 ohm to VTT)
0.20
Typ
Max
1.5
Units
Notes
V/ns
5, 6
V/ns
5
Notes:
1.
VTT refers to instantaneous VTT.
2.
Measured at 0.31*VTT
3.
Vin between 0V and VTT
4.
Refer to the Platform Design Guide (PDG) for routing design guidelines.
5.
These are measured between VIL and VIH.
6.
The signal edge rate must be met or the signal must transition monotonically to the asserted state.
Table 7-21. Processor Asynchronous Sideband DC Specifications
Symbol
Parameter
Min
Max
Units
Notes
0.3*VTT
V
1,2
CMOS1.0v Signals
VIL_CMOS1.0v
Input Low Voltage
VIH_CMOS1.0v
Input High Voltage
0.7*VTT
V
1,2
VHysteresis
Hysteresis
0.1*VTT
V
1,2
IIL_CMOS1.0v
Input Leakage Current
200
μA
1,2
50
Open Drain CMOS (ODCMOS) Signals
VIL_ODCMOS
Input Low Voltage
Signals:
MEM_HOT_C01/23_N,
PROCHOT_N
0.3*VTT
V
1,2
VIL_ODCMOS
Input Low Voltage
Signals: CAT_ERR_N
0.4*VTT
V
1,2
VIH_ODCMOS
Input High Voltage
V
1,2
VOL_ODCMOS
Output Low Voltage
0.2*VTT
V
1,2
VHysteresis
Hysteresis
Signals:
MEM_HOT_C01/23_N,
PROCHOT_N
0.1*VTT
V
1,2
VHysteresis
Hysteresis
Signal: CAT_ERR_N
V
1,2
ILeak
Input Leakage Current
RON
Buffer On Resistance
Output Edge Rate
Signal:MEM_HOT_C{1/23}_N,
ERROR_N[2:0], THERMTRIP,
PROCHOT_N
Output Edge Rate
Signal: CAT_ERR_N
0.7*VTT
0.05*VTT
50
200
μA
4
14
Ω
1,2
0.05
0.60
V/ns
3
0.2
1.5
V/ns
3
Notes:
1.
This table applies to the processor sideband and miscellaneous signals specified in Table 7-5.
2.
Unless otherwise noted, all specifications in this table apply to all processor frequencies.
3.
These signals are measured between VIL and VIH.
Table 7-22. Miscellaneous Signals DC Specifications (Sheet 1 of 2)
Symbol
Parameter
Min
IVT_ID_N Signal
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
148
Typical
Max
Units
Notes
Table 7-22. Miscellaneous Signals DC Specifications (Sheet 2 of 2)
Symbol
Parameter
Min
Typical
VO_ABS_MAX
Output Absolute Max Voltage
IO
Output Current
N/A
VO_ABS_MAX
Output Absolute Max Voltage
3.30
IOMAX
Output Max Current
Max
Units
1.80
V
Notes
1, 2
1, 2
SKTOCC_N Signal
3.50
V
1
1
mA
1
Notes:
1.
For specific routing guidelines, see the Platform Design Guide (PDG) for details.
2.
IVT_ID_N land is connected to the Vss plane within the package substrate.
7.8.3.1
PCI Express* DC Specifications
The processor DC specifications for the PCI Express* are available in the PCI Express
Base Specification - Revision 3.0. This document will provide only the processor
exceptions to the PCI Express Base Specification - Revision 3.0.
7.8.3.2
DMI2/PCI Express* DC Specifications
The processor DC specifications for the DMI2/PCI Express* are available in the PCI
Express Base Specification 2.0 and 1.0. This document will provide only the processor
exceptions to the PCI Express Base Specification 2.0 and 1.0.
7.8.3.3
Intel® QuickPath Interconnect DC Specifications
Intel QuickPath Interconnect specifications are defined at the processor lands. Please
refer to the appropriate platform design guidelines for specific implementation details.
In most cases, termination resistors are not required as these are integrated into the
processor silicon.
The processor DC specifications for the Intel® QPI interface are available in the Intel®
QuickPath Interconnect V1.1 Base Electrical Specification and Validation Methodologies.
This document will provide only the processor exceptions to the Intel® QuickPath
Interconnect V1.1 Base Electrical Specification and Validation Methodologies.
7.8.3.4
Reset and Miscellaneous Signal DC Specifications
For a power-on Reset, RESET_N must stay active for at least 3.5 millisecond after VCC
and BCLK{0/1} have reached their proper specifications. RESET_N must not be kept
asserted for more than 100 ms while PWRGOOD is asserted. RESET_N must be held
asserted for at least 3.5 millisecond before it is deasserted again. RESET_N must be
held asserted before PWRGOOD is asserted. This signal does not have on-die
termination and must be terminated on the system board.
7.8.3.5
PCI Express* AC Specifications
The processor AC specifications for the PCI Express* are available in the PCI Express
Base Specification - Revision 3.0. This document will provide only the processor
exceptions to the PCI Express Base Specification - Revision 3.0.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
149
7.8.3.6
DMI2/PCI Express* AC Specifications
The processor AC specifications for the PCI Express* are available in the PCI Express
Base Specification 2.0 and 1.0. This document will provide only the processor
exceptions to the PCI Express Base Specification 2.0 and 1.0.
7.8.3.7
Intel® QuickPath Interconnect AC Specifications
Intel® QuickPath Interconnect specifications are defined at the processor lands. Please
refer to the appropriate platform design guidelines for specific implementation details.
The processor AC specifications for the Intel® QPI interface are available in the Intel®
QuickPath Interconnect V1.1 Base Electrical Specification and Validation Methodologies.
This document will provide only the processor exceptions to the Intel® QuickPath
Interconnect V1.1 Base Electrical Specification and Validation Methodologies.
7.8.3.8
SMBus Signal AC Specifications
The processor AC specifications for the SMBus are available in the System Management
Bus (SMBus) Specification, Revision 2.0. This document will provide only the processor
exceptions to the System Management Bus (SMBus) Specification, Revision 2.0.
7.8.3.9
Reset and Miscellaneous Signal AC Specifications
For a power-on Reset, RESET_N must stay active for at least 3.5 millisecond after VCC
and BCLK{0/1} have reached their proper specifications. RESET_N must not be kept
asserted for more than 100 ms while PWRGOOD is asserted. RESET_N must be held
asserted for at least 3.5 millisecond before it is deasserted again. RESET_N must be
held asserted before PWRGOOD is asserted. This signal does not have on-die
termination and must be terminated on the system board.
Figure 7-6.
BCLK{0/1} Differential Clock Crosspoint Specification
650
Crossing Point (mV)
600
550
550 mV
500
450
550 + 0.5 (VHavg - 700)
400
250 + 0.5 (VHavg - 700)
350
300
250
250 mV
200
660 670 680 690 700 710 720 730 740 750 760 770 780 790 800 810 820 830 840 850
VHavg (mV)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
150
Figure 7-7.
BCLK{0/1} Differential Clock Measurement Points for Duty Cycle and Period
Clock Period
(Differential)
Positive Duty
Cycle
(Differential)
Negative Duty
Cycle
(Differential)
0.0V
BCLK
Figure 7-8.
BCLK{0/1} Differential Clock Measurement Points for Edge Rate
Rise Edge Rate
Fall Edge Rate
VIH = +150 mV
0.0V
VIL = -150 mV
BCLK
Figure 7-9.
BCLK{0/1} Differential Clock Measurement Point for Ringback
T STABLE
VRB-Differential
VIH = +150 mV
VRB = +100 mV
0.0V
VRB = -100 mV
VIL = -150 mV
REFCLK +
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
T STABLE
151
VRB-Differential
Figure 7-10. BCLK{0/1} Single Ended Clock Measurement Points for Absolute Cross Point
and Swing
VMAX = 1.40V
BCLK_DN
VCROSS MAX = 550mV
VCROSS MIN = 250mV
BCLK_DP
VMIN = -0.30V
Figure 7-11. BCLK{0/1} Single Ended Clock Measurement Points for Delta Cross Point
BCLK_DN
VCROSS DELTA = 140 mV
BCLK_DP
7.9
Signal Quality
Data transfer requires the clean reception of data signals and clock signals. Ringing
below receiver thresholds, non-monotonic signal edges, and excessive voltage swings
will adversely affect system timings. Ringback and signal non-monotonicity cannot be
tolerated since these phenomena may inadvertently advance receiver state machines.
Excessive signal swings (overshoot and undershoot) are detrimental to silicon gate
oxide integrity, and can cause device failure if absolute voltage limits are exceeded.
Overshoot and undershoot can also cause timing degradation due to the build up of
inter-symbol interference (ISI) effects.
For these reasons, it is crucial that the designer work towards a solution that provides
acceptable signal quality across all systematic variations encountered in volume
manufacturing.
This section documents signal quality metrics used to derive topology and routing
guidelines through simulation. All specifications are specified at the processor die (pad
measurements).
Specifications for signal quality are for measurements at the processor core only and
are only observable through simulation. Therefore, proper simulation is the only way to
verify proper timing and signal quality.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
152
7.9.1
DDR3 Signal Quality Specifications
Various scenarios for the DDR3 Signals have been simulated to generate a set of layout
guidelines which are available in the Platform Design Guide (PDG).
Overshoot (or undershoot) is the absolute value of the maximum voltage above or
below VSS. The overshoot/undershoot specifications limit transitions beyond specified
maximum voltages or VSS due to the fast signal edge rates. The processor can be
damaged by single and/or repeated overshoot or undershoot events on any input,
output, or I/O buffer if the charge is large enough (i.e., if the over/undershoot is great
enough). Baseboard designs which meet signal integrity and timing requirements and
which do not exceed the maximum overshoot or undershoot limits listed in Table 7-23
will insure reliable IO performance for the lifetime of the processor.
7.9.2
I/O Signal Quality Specifications
Signal Quality specifications for PCIe Signals are included as part of the PCIe DC
specifications and PCIe AC specifications. Various scenarios have been simulated to
generate a set of layout guidelines which are available in the Platform Design Guide
(PDG).
7.9.3
Intel® QuickPath Interconnect Signal Quality
Specifications
Signal Quality specifications for Differential Intel® QuickPath Interconnect Signals are
included as part of the Intel QuickPath Interconnect defined in the Intel® QuickPath
Interconnect V1.1 Base Electrical Specification and Validation Methodologies. Various
scenarios have been simulated to generate a set of layout guidelines which are
available in the Platform Design Guide (PDG).
7.9.4
Input Reference Clock Signal Quality Specifications
Overshoot/Undershoot and Ringback specifications for BCLK{0/1}_D[N/P] are found in
Table 7-23. Overshoot/Undershoot and Ringback specifications for the DDR3 Reference
Clocks are specified by the DIMM.
7.9.5
Overshoot/Undershoot Tolerance
Overshoot (or undershoot) is the absolute value of the maximum voltage above or
below VSS, see Figure 7-12. The overshoot/undershoot specifications limit transitions
beyond VCCD or VSS due to the fast signal edge rates. The processor can be damaged
by single and/or repeated overshoot or undershoot events on any input, output, or I/O
buffer if the charge is large enough (that is, if the over/undershoot is great enough).
Determining the impact of an overshoot/undershoot condition requires knowledge of
the magnitude, the pulse direction, and the activity factor (AF). Permanent damage to
the processor is the likely result of excessive overshoot/undershoot.
Baseboard designs which meet signal integrity and timing requirements and which do
not exceed the maximum overshoot or undershoot limits listed in Table 7-23 will insure
reliable IO performance for the lifetime of the processor.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
153
Table 7-23. Processor I/O Overshoot/Undershoot Specifications
Signal Group
Minimum
Undershoot
Maximum
Overshoot
Overshoot
Duration
Undershoot
Duration
Notes
Intel QuickPath Interconnect
-0.2 * VTT
1.2 * VTT
39 ps
15 ps
1,2
DDR3
-0.2 * VCCD
1.2 * VCCD
0.25*TCH
0.1*TCH
1,2,3
System Reference Clock (BCLK{0/1})
PWRGOOD Signal
-0.3V
1.15V
N/A
N/A
1,2
-0.420V
VTT + 0.28
N/A
N/A
4
Notes:
1.
These specifications are measured at the processor pad.
2.
Refer to Figure 7-12 for description of allowable Overshoot/Undershoot magnitude and duration.
3.
TCH is the minimum high pulse width duration.
4.
For PWRGOOD DC specifications see Table 7-21.
7.9.5.1
Overshoot/Undershoot Magnitude
Overshoot/Undershoot magnitude describes the maximum potential difference between
a signal and its voltage reference level. For the processor, both overshoot and
undershoot magnitude are referenced to VSS. It is important to note that the overshoot
and undershoot conditions are separate and their impact must be determined
independently.
The pulse magnitude and duration, and activity factor must be used to determine if the
overshoot/undershoot pulse is within specifications.
7.9.5.2
Overshoot/Undershoot Pulse Duration
Overshoot/undershoot pulse duration describes the total amount of time that an
overshoot/undershoot event exceeds the overshoot/undershoot reference voltage. The
total time could encompass several oscillations above the reference voltage. Multiple
overshoot/undershoot pulses within a single overshoot/undershoot event may need to
be measured to determine the total pulse duration.
Note:
Oscillations below the reference voltage cannot be subtracted from the total
overshoot/undershoot pulse duration.
7.9.5.3
Activity Factor
Activity factor (AF) describes the frequency of overshoot (or undershoot) occurrence
relative to a clock. Since the highest frequency of assertion of any common clock signal
is every other clock, an AF = 0.1 indicates that the specific overshoot (or undershoot)
waveform occurs every other clock cycle.
The specification provided in the table shows the maximum pulse duration allowed for a
given overshoot/undershoot magnitude at a specific activity factor. Each table entry is
independent of all others, meaning that the pulse duration reflects the existence of
overshoot/undershoot events of that magnitude ONLY. A platform with an
overshoot/undershoot that just meets the pulse duration for a specific magnitude
where the AF < 0.1, means that there can be no other overshoot/undershoot events,
even of lesser magnitude (note that if AF = 0.1, then the event occurs at all times and
no other events can occur).
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
154
7.9.5.4
Reading Overshoot/Undershoot Specification Tables
The overshoot/undershoot specification for the processor is not a simple single value.
Instead, many factors are needed to determine the over/undershoot specification. In
addition to the magnitude of the overshoot, the following parameters must also be
known: the width of the overshoot and the activity factor (AF). To determine the
allowed overshoot for a particular overshoot event, the following must be done:
1. Determine the signal group a particular signal falls into.
2. Determine the magnitude of the overshoot or the undershoot (relative to VSS).
3. Determine the activity factor (How often does this overshoot occur?).
4. Next, from the appropriate specification table, determine the maximum pulse
duration (in nanoseconds) allowed.
5. Compare the specified maximum pulse duration to the signal being measured. If
the pulse duration measured is less than the pulse duration shown in the table,
then the signal meets the specifications.
Undershoot events must be analyzed separately from overshoot events as they are
mutually exclusive.
7.9.5.5
Compliance to Overshoot/Undershoot Specifications
The overshoot/undershoot specifications listed in the table specify the allowable
overshoot/undershoot for a single overshoot/undershoot event. However most systems
will have multiple overshoot and/or undershoot events that each have their own set of
parameters (duration, AF and magnitude). While each overshoot on its own may meet
the overshoot specification, when you add the total impact of all overshoot events, the
system may fail. A guideline to ensure a system passes the overshoot and undershoot
specifications is shown below.
1. If only one overshoot/undershoot event magnitude occurs, ensure it meets the
over/undershoot specifications in the following tables, OR
2. If multiple overshoots and/or multiple undershoots occur, measure the worst case
pulse duration for each magnitude and compare the results against the AF = 0.1
specifications. If all of these worst case overshoot or undershoot events meet the
specifications (measured time < specifications) in the table (where AF= 0.1), then
the system passes.
Table 7-24. Processor Sideband Signal Group Overshoot/Undershoot Tolerance
Absolute Maximum Overshoot
(V)
Absolute Maximum Undershoot
(V)
Pulse Duration (ns)
AF=0.1
Pulse Duration (ns)
AF=0.01
1.3335 V
0.2835 V
3 ns
5 ns
1.2600 V
0.210 V
5 ns
5 ns
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
155
Figure 7-12. Maximum Acceptable Overshoot/Undershoot Waveform
Over Shoot
Over Shoot
Duration
Under Shoot
Duration
VSS
Under Shoot
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
156
Processor Land Listing
8
Processor Land Listing
This chapter provides sorted land list in Section 8.1 and Section 8.2. Table 8-1 is a listing of all Intel® Xeon® processor E5-2400
v2 product family lands ordered alphabetically by land name. Table 8-2 is a listing of all processor lands ordered by land number.
8.1
Listing by Land Name
Table 8-1.
Land Name (Sheet 1 of 37)
Land Name (Sheet 2 of 37)
Land
Number
Buffer Type
Direction
DDR1_CAS_N
K13
SSTL
O
I
DDR1_CKE[0]
K25
SSTL
O
J26
SSTL
O
Land
Number
Buffer Type
Direction
BCLK0_DN
AP13
CMOS
I
BCLK0_DP
AR13
CMOS
Land Name
Table 8-1.
Land Name
BCLK1_DN
AM30
CMOS
I
DDR1_CKE[1]
BCLK1_DP
AN30
CMOS
I
DDR1_CKE[2]
J25
SSTL
O
BIST_ENABLE
AF4
CMOS
I
DDR1_CKE[3]
H26
SSTL
O
BMCINIT
AF1
CMOS
I
DDR1_CLK_DN[0]
H17
SSTL
O
G19
SSTL
O
BPM_N[0]
AL10
ODCMOS
I/O
DDR1_CLK_DN[1]
BPM_N[1]
AL11
ODCMOS
I/O
DDR1_CLK_DN[2]
H16
SSTL
O
BPM_N[2]
AN9
ODCMOS
I/O
DDR1_CLK_DN[3]
H18
SSTL
O
BPM_N[3]
AN11
ODCMOS
I/O
DDR1_CLK_DP[0]
J17
SSTL
O
H19
SSTL
O
BPM_N[4]
AP10
ODCMOS
I/O
DDR1_CLK_DP[1]
BPM_N[5]
AP11
ODCMOS
I/O
DDR1_CLK_DP[2]
J16
SSTL
O
BPM_N[6]
AN10
ODCMOS
I/O
DDR1_CLK_DP[3]
J18
SSTL
O
BPM_N[7]
AM11
ODCMOS
I/O
DDR1_CS_N[0]
J15
SSTL
O
L15
SSTL
O
CAT_ERR_N
AT6
ODCMOS
I/O
DDR1_CS_N[1]
CPU_ONLY_RESET
AM3
ODCMOS
I/O
DDR1_CS_N[2]
L11
SSTL
O
DDR_RESET_C1_N
L26
CMOS_1.5V
O
DDR1_CS_N[3]
K12
SSTL
O
DDR_RESET_C23_N
C29
CMOS_1.5V
O
DDR1_CS_N[4]
K15
SSTL
O
H14
SSTL
O
DDR_SCL_C1
W7
ODCMOS
I/O
DDR1_CS_N[5]
DDR_SCL_C23
V40
ODCMOS
I/O
DDR1_CS_N[6]
L12
SSTL
O
DDR_SDA_C1
W8
ODCMOS
I/O
DDR1_CS_N[7]
J12
SSTL
O
DDR_SDA_C23
V41
ODCMOS
I/O
DDR1_DQ[00]
AC34
SSTL
I/O
DDR1_DQ[01]
AC35
SSTL
I/O
DDR1_DQ[02]
W35
SSTL
I/O
DDR1_DQ[03]
W36
SSTL
I/O
DDR_VREFDQRX_C
1
N10
DC
I
DDR_VREFDQRX_C
23
M36
DC
I
DDR_VREFDQTX_C1
W4
DC
O
DDR1_DQ[04]
AD34
SSTL
I/O
DDR1_DQ[05]
AD35
SSTL
I/O
DDR1_DQ[06]
Y35
SSTL
I/O
DDR1_DQ[07]
Y36
SSTL
I/O
DDR1_DQ[08]
T35
SSTL
I/O
DDR_VREFDQTX_C2
3
V37
DC
O
DDR1_BA[0]
L17
SSTL
O
DDR1_BA[1]
L18
SSTL
O
DDR1_BA[2]
J24
SSTL
O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
157
Processor Land Listing
Table 8-1.
Land Name (Sheet 3 of 37)
Land
Number
Buffer Type
Direction
DDR1_DQ[09]
T36
SSTL
I/O
DDR1_DQ[10]
N36
SSTL
DDR1_DQ[11]
N35
SSTL
DDR1_DQ[12]
U35
DDR1_DQ[13]
U36
Land Name
Table 8-1.
Land Name (Sheet 4 of 37)
Land
Number
Buffer Type
Direction
DDR1_DQ[47]
U8
SSTL
I/O
I/O
DDR1_DQ[48]
AA9
SSTL
I/O
I/O
DDR1_DQ[49]
AA8
SSTL
I/O
SSTL
I/O
DDR1_DQ[50]
AE9
SSTL
I/O
SSTL
I/O
DDR1_DQ[51]
AE8
SSTL
I/O
Land Name
DDR1_DQ[14]
P34
SSTL
I/O
DDR1_DQ[52]
Y9
SSTL
I/O
DDR1_DQ[15]
N34
SSTL
I/O
DDR1_DQ[53]
Y8
SSTL
I/O
DDR1_DQ[16]
K35
SSTL
I/O
DDR1_DQ[54]
AD9
SSTL
I/O
DDR1_DQ[17]
K36
SSTL
I/O
DDR1_DQ[55]
AD8
SSTL
I/O
DDR1_DQ[18]
K33
SSTL
I/O
DDR1_DQ[56]
Y1
SSTL
I/O
DDR1_DQ[19]
L33
SSTL
I/O
DDR1_DQ[57]
AA3
SSTL
I/O
DDR1_DQ[20]
L36
SSTL
I/O
DDR1_DQ[58]
AE1
SSTL
I/O
DDR1_DQ[21]
L35
SSTL
I/O
DDR1_DQ[59]
AE2
SSTL
I/O
DDR1_DQ[22]
J34
SSTL
I/O
DDR1_DQ[60]
Y3
SSTL
I/O
DDR1_DQ[23]
J33
SSTL
I/O
DDR1_DQ[61]
Y2
SSTL
I/O
DDR1_DQ[24]
L31
SSTL
I/O
DDR1_DQ[62]
AD2
SSTL
I/O
DDR1_DQ[25]
K31
SSTL
I/O
DDR1_DQ[63]
AD3
SSTL
I/O
DDR1_DQ[26]
L27
SSTL
I/O
DDR1_DQS_DN[00]
AA35
SSTL
I/O
DDR1_DQ[27]
K27
SSTL
I/O
DDR1_DQS_DN[01]
P35
SSTL
I/O
DDR1_DQ[28]
L32
SSTL
I/O
DDR1_DQS_DN[02]
H33
SSTL
I/O
DDR1_DQ[29]
K32
SSTL
I/O
DDR1_DQS_DN[03]
L29
SSTL
I/O
DDR1_DQ[30]
L28
SSTL
I/O
DDR1_DQS_DN[04]
K7
SSTL
I/O
DDR1_DQ[31]
K28
SSTL
I/O
DDR1_DQS_DN[05]
T9
SSTL
I/O
DDR1_DQ[32]
K9
SSTL
I/O
DDR1_DQS_DN[06]
AC9
SSTL
I/O
DDR1_DQ[33]
L9
SSTL
I/O
DDR1_DQS_DN[07]
AC2
SSTL
I/O
DDR1_DQ[34]
K5
SSTL
I/O
DDR1_DQS_DN[08]
H29
SSTL
I/O
DDR1_DQ[35]
L5
SSTL
I/O
DDR1_DQS_DN[09]
AB35
SSTL
I/O
DDR1_DQ[36]
K10
SSTL
I/O
DDR1_DQS_DN[10]
R36
SSTL
I/O
DDR1_DQ[37]
L10
SSTL
I/O
DDR1_DQS_DN[11]
K34
SSTL
I/O
DDR1_DQ[38]
K6
SSTL
I/O
DDR1_DQS_DN[12]
K30
SSTL
I/O
DDR1_DQ[39]
L6
SSTL
I/O
DDR1_DQS_DN[13]
L8
SSTL
I/O
DDR1_DQ[40]
N8
SSTL
I/O
DDR1_DQS_DN[14]
R8
SSTL
I/O
DDR1_DQ[41]
P8
SSTL
I/O
DDR1_DQS_DN[15]
AB8
SSTL
I/O
DDR1_DQ[42]
V9
SSTL
I/O
DDR1_DQS_DN[16]
AC3
SSTL
I/O
DDR1_DQ[43]
V8
SSTL
I/O
DDR1_DQS_DN[17]
G30
SSTL
I/O
DDR1_DQ[44]
N9
SSTL
I/O
DDR1_DQS_DP[00]
AA36
SSTL
I/O
DDR1_DQ[45]
P9
SSTL
I/O
DDR1_DQS_DP[01]
P36
SSTL
I/O
DDR1_DQ[46]
U9
SSTL
I/O
DDR1_DQS_DP[02]
H34
SSTL
I/O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
158
Processor Land Listing
Table 8-1.
Land Name (Sheet 5 of 37)
Table 8-1.
Land Name
Land
Number
Buffer Type
Direction
DDR1_DQS_DP[03]
K29
SSTL
I/O
DDR1_MA[15]
Land Name (Sheet 6 of 37)
Land Name
Land
Number
Buffer Type
Direction
K24
SSTL
O
DDR1_DQS_DP[04]
L7
SSTL
I/O
DDR1_MA_PAR
J19
SSTL
O
DDR1_DQS_DP[05]
T8
SSTL
I/O
DDR1_ODT[0]
G15
SSTL
O
DDR1_DQS_DP[06]
AC8
SSTL
I/O
DDR1_ODT[1]
H13
SSTL
O
DDR1_DQS_DP[07]
AC1
SSTL
I/O
DDR1_ODT[2]
J14
SSTL
O
DDR1_DQS_DP[08]
G29
SSTL
I/O
DDR1_ODT[3]
G13
SSTL
O
DDR1_DQS_DP[09]
AB34
SSTL
I/O
DDR1_PAR_ERR_N
J21
SSTL
I
DDR1_DQS_DP[10]
R35
SSTL
I/O
DDR1_RAS_N
K17
SSTL
O
DDR1_DQS_DP[11]
L34
SSTL
I/O
DDR1_RCOMP[0]
J4
Analog
I
DDR1_DQS_DP[12]
L30
SSTL
I/O
DDR1_RCOMP[1]
N7
Analog
I
DDR1_DQS_DP[13]
K8
SSTL
I/O
DDR1_RCOMP[2]
M4
Analog
I
DDR1_DQS_DP[14]
R9
SSTL
I/O
DDR1_WE_N
K14
SSTL
O
DDR1_DQS_DP[15]
AB9
SSTL
I/O
DDR2_BA[0]
E17
SSTL
O
DDR1_DQS_DP[16]
AB3
SSTL
I/O
DDR2_BA[1]
G18
SSTL
O
DDR1_DQS_DP[17]
H30
SSTL
I/O
DDR2_BA[2]
F26
SSTL
O
DDR1_ECC[0]
G32
SSTL
I/O
DDR2_CAS_N
F13
SSTL
O
DDR1_ECC[1]
G31
SSTL
I/O
DDR2_CKE[0]
D27
SSTL
O
DDR1_ECC[2]
H27
SSTL
I/O
DDR2_CKE[1]
E28
SSTL
O
DDR1_ECC[3]
G27
SSTL
I/O
DDR2_CKE[2]
E27
SSTL
O
DDR1_ECC[4]
H31
SSTL
I/O
DDR2_CKE[3]
D28
SSTL
O
DDR1_ECC[5]
H32
SSTL
I/O
DDR2_CLK_DN[0]
E19
SSTL
O
DDR1_ECC[6]
H28
SSTL
I/O
DDR2_CLK_DN[1]
H21
SSTL
O
DDR1_ECC[7]
G28
SSTL
I/O
DDR2_CLK_DN[2]
G20
SSTL
O
DDR1_MA[00]
K19
SSTL
O
DDR2_CLK_DN[3]
F21
SSTL
O
DDR1_MA[01]
L20
SSTL
O
DDR2_CLK_DP[0]
E20
SSTL
O
DDR1_MA[02]
K20
SSTL
O
DDR2_CLK_DP[1]
G21
SSTL
O
DDR1_MA[03]
L21
SSTL
O
DDR2_CLK_DP[2]
F20
SSTL
O
DDR1_MA[04]
M22
SSTL
O
DDR2_CLK_DP[3]
F22
SSTL
O
DDR1_MA[05]
K22
SSTL
O
DDR2_CS_N[0]
G16
SSTL
O
DDR1_MA[06]
L22
SSTL
O
DDR2_CS_N[1]
G14
SSTL
O
DDR1_MA[07]
L23
SSTL
O
DDR2_CS_N[2]
F11
SSTL
O
DDR1_MA[08]
K23
SSTL
O
DDR2_CS_N[3]
J11
SSTL
O
DDR1_MA[09]
L25
SSTL
O
DDR2_CS_N[4]
E15
SSTL
O
DDR1_MA[10]
M18
SSTL
O
DDR2_CS_N[5]
E14
SSTL
O
DDR1_MA[11]
M24
SSTL
O
DDR2_CS_N[6]
G11
SSTL
O
DDR1_MA[12]
J20
SSTL
O
DDR2_CS_N[7]
H11
SSTL
O
DDR1_MA[13]
L13
SSTL
O
DDR2_DQ[00]
AC39
SSTL
I/O
DDR1_MA[14]
J22
SSTL
O
DDR2_DQ[01]
AC38
SSTL
I/O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
159
Processor Land Listing
Table 8-1.
Land Name
DDR2_DQ[02]
Land Name (Sheet 7 of 37)
Table 8-1.
Land
Number
Buffer Type
Direction
W39
SSTL
I/O
DDR2_DQ[40]
Land Name (Sheet 8 of 37)
Land Name
Land
Number
Buffer Type
Direction
G9
SSTL
I/O
DDR2_DQ[03]
W38
SSTL
I/O
DDR2_DQ[41]
H9
SSTL
I/O
DDR2_DQ[04]
AD37
SSTL
I/O
DDR2_DQ[42]
G5
SSTL
I/O
DDR2_DQ[05]
AC37
SSTL
I/O
DDR2_DQ[43]
H5
SSTL
I/O
DDR2_DQ[06]
Y39
SSTL
I/O
DDR2_DQ[44]
G10
SSTL
I/O
DDR2_DQ[07]
Y38
SSTL
I/O
DDR2_DQ[45]
H10
SSTL
I/O
DDR2_DQ[08]
T39
SSTL
I/O
DDR2_DQ[46]
G6
SSTL
I/O
DDR2_DQ[09]
T38
SSTL
I/O
DDR2_DQ[47]
H6
SSTL
I/O
DDR2_DQ[10]
M38
SSTL
I/O
DDR2_DQ[48]
P6
SSTL
I/O
DDR2_DQ[11]
M39
SSTL
I/O
DDR2_DQ[49]
P5
SSTL
I/O
DDR2_DQ[12]
U39
SSTL
I/O
DDR2_DQ[50]
V6
SSTL
I/O
DDR2_DQ[13]
U38
SSTL
I/O
DDR2_DQ[51]
V5
SSTL
I/O
DDR2_DQ[14]
N39
SSTL
I/O
DDR2_DQ[52]
N6
SSTL
I/O
DDR2_DQ[15]
N38
SSTL
I/O
DDR2_DQ[53]
N5
SSTL
I/O
DDR2_DQ[16]
J38
SSTL
I/O
DDR2_DQ[54]
U6
SSTL
I/O
DDR2_DQ[17]
J39
SSTL
I/O
DDR2_DQ[55]
U5
SSTL
I/O
DDR2_DQ[18]
H36
SSTL
I/O
DDR2_DQ[56]
AA6
SSTL
I/O
DDR2_DQ[19]
G36
SSTL
I/O
DDR2_DQ[57]
AA5
SSTL
I/O
DDR2_DQ[20]
K38
SSTL
I/O
DDR2_DQ[58]
AE6
SSTL
I/O
DDR2_DQ[21]
K39
SSTL
I/O
DDR2_DQ[59]
AE5
SSTL
I/O
DDR2_DQ[22]
H37
SSTL
I/O
DDR2_DQ[60]
Y6
SSTL
I/O
DDR2_DQ[23]
G37
SSTL
I/O
DDR2_DQ[61]
Y5
SSTL
I/O
DDR2_DQ[24]
D39
SSTL
I/O
DDR2_DQ[62]
AD6
SSTL
I/O
DDR2_DQ[25]
C39
SSTL
I/O
DDR2_DQ[63]
AD5
SSTL
I/O
DDR2_DQ[26]
C37
SSTL
I/O
DDR2_DQS_DN[00]
AA39
SSTL
I/O
DDR2_DQ[27]
E37
SSTL
I/O
DDR2_DQS_DN[01]
P39
SSTL
I/O
DDR2_DQ[28]
E38
SSTL
I/O
DDR2_DQS_DN[02]
G39
SSTL
I/O
DDR2_DQ[29]
E39
SSTL
I/O
DDR2_DQS_DN[03]
C38
SSTL
I/O
DDR2_DQ[30]
D37
SSTL
I/O
DDR2_DQS_DN[04]
D7
SSTL
I/O
DDR2_DQ[31]
B37
SSTL
I/O
DDR2_DQS_DN[05]
G7
SSTL
I/O
DDR2_DQ[32]
D9
SSTL
I/O
DDR2_DQS_DN[06]
T6
SSTL
I/O
DDR2_DQ[33]
E9
SSTL
I/O
DDR2_DQS_DN[07]
AC6
SSTL
I/O
DDR2_DQ[34]
E5
SSTL
I/O
DDR2_DQS_DN[08]
E31
SSTL
I/O
DDR2_DQ[35]
D5
SSTL
I/O
DDR2_DQS_DN[09]
AB38
SSTL
I/O
DDR2_DQ[36]
D10
SSTL
I/O
DDR2_DQS_DN[10]
R38
SSTL
I/O
DDR2_DQ[37]
E10
SSTL
I/O
DDR2_DQS_DN[11]
H38
SSTL
I/O
DDR2_DQ[38]
D6
SSTL
I/O
DDR2_DQS_DN[12]
A39
SSTL
I/O
DDR2_DQ[39]
E6
SSTL
I/O
DDR2_DQS_DN[13]
E8
SSTL
I/O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
160
Processor Land Listing
Table 8-1.
Land Name (Sheet 9 of 37)
Land Name
Land
Number
Buffer Type
Direction
DDR2_DQS_DN[14]
H8
SSTL
I/O
DDR2_DQS_DN[15]
R5
SSTL
DDR2_DQS_DN[16]
AB5
SSTL
DDR2_DQS_DN[17]
D32
DDR2_DQS_DP[00]
AA38
Table 8-1.
Land Name (Sheet 10 of 37)
Land
Number
Buffer Type
Direction
DDR2_MA[08]
D24
SSTL
O
I/O
DDR2_MA[09]
H24
SSTL
O
I/O
DDR2_MA[10]
F18
SSTL
O
SSTL
I/O
DDR2_MA[11]
E25
SSTL
O
SSTL
I/O
DDR2_MA[12]
F25
SSTL
O
Land Name
DDR2_DQS_DP[01]
P38
SSTL
I/O
DDR2_MA[13]
E13
SSTL
O
DDR2_DQS_DP[02]
G38
SSTL
I/O
DDR2_MA[14]
D26
SSTL
O
DDR2_DQS_DP[03]
B38
SSTL
I/O
DDR2_MA[15]
G26
SSTL
O
DDR2_DQS_DP[04]
E7
SSTL
I/O
DDR2_MA_PAR
E18
SSTL
O
DDR2_DQS_DP[05]
H7
SSTL
I/O
DDR2_ODT[0]
F16
SSTL
O
DDR2_DQS_DP[06]
T5
SSTL
I/O
DDR2_ODT[1]
F12
SSTL
O
DDR2_DQS_DP[07]
AC5
SSTL
I/O
DDR2_ODT[2]
H12
SSTL
O
DDR2_DQS_DP[08]
D31
SSTL
I/O
DDR2_ODT[3]
E12
SSTL
O
DDR2_DQS_DP[09]
AB39
SSTL
I/O
DDR2_PAR_ERR_N
G25
SSTL
I
DDR2_DQS_DP[10]
R39
SSTL
I/O
DDR2_RAS_N
F17
SSTL
O
DDR2_DQS_DP[11]
H39
SSTL
I/O
DDR2_WE_N
F15
SSTL
O
DDR2_DQS_DP[12]
B39
SSTL
I/O
DDR23_RCOMP[0]
H35
Analog
I
DDR2_DQS_DP[13]
D8
SSTL
I/O
DDR23_RCOMP[1]
E36
Analog
I
DDR2_DQS_DP[14]
G8
SSTL
I/O
DDR23_RCOMP[2]
L38
Analog
I
DDR2_DQS_DP[15]
R6
SSTL
I/O
DDR3_BA[0]
B16
SSTL
O
DDR2_DQS_DP[16]
AB6
SSTL
I/O
DDR3_BA[1]
D17
SSTL
O
DDR2_DQS_DP[17]
E32
SSTL
I/O
DDR3_BA[2]
C27
SSTL
O
DDR2_ECC[0]
E33
SSTL
I/O
DDR3_CAS_N
B15
SSTL
O
DDR2_ECC[1]
F34
SSTL
I/O
DDR3_CKE[0]
B28
SSTL
O
DDR2_ECC[2]
E29
SSTL
I/O
DDR3_CKE[1]
B29
SSTL
O
DDR2_ECC[3]
D29
SSTL
I/O
DDR3_CKE[2]
A28
SSTL
O
DDR2_ECC[4]
E35
SSTL
I/O
DDR3_CKE[3]
C28
SSTL
O
DDR2_ECC[5]
E34
SSTL
I/O
DDR3_CLK_DN[0]
B19
SSTL
O
DDR2_ECC[6]
E30
SSTL
I/O
DDR3_CLK_DN[1]
A20
SSTL
O
DDR2_ECC[7]
D30
SSTL
I/O
DDR3_CLK_DN[2]
A18
SSTL
O
DDR2_MA[00]
D19
SSTL
O
DDR3_CLK_DN[3]
C21
SSTL
O
DDR2_MA[01]
E22
SSTL
O
DDR3_CLK_DP[0]
C19
SSTL
O
DDR2_MA[02]
H22
SSTL
O
DDR3_CLK_DP[1]
B20
SSTL
O
DDR2_MA[03]
G23
SSTL
O
DDR3_CLK_DP[2]
B18
SSTL
O
DDR2_MA[04]
F23
SSTL
O
DDR3_CLK_DP[3]
C20
SSTL
O
DDR2_MA[05]
H23
SSTL
O
DDR3_CS_N[0]
D16
SSTL
O
DDR2_MA[06]
E24
SSTL
O
DDR3_CS_N[1]
B13
SSTL
O
DDR2_MA[07]
G24
SSTL
O
DDR3_CS_N[2]
B11
SSTL
O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
161
Processor Land Listing
Table 8-1.
Land Name (Sheet 11 of 37)
Land
Number
Buffer Type
Direction
D11
SSTL
O
DDR3_CS_N[4]
A15
SSTL
DDR3_CS_N[5]
B14
SSTL
DDR3_CS_N[6]
C11
DDR3_CS_N[7]
Table 8-1.
Land Name (Sheet 12 of 37)
Land
Number
Buffer Type
Direction
DDR3_DQ[33]
B9
SSTL
I/O
O
DDR3_DQ[34]
B5
SSTL
I/O
O
DDR3_DQ[35]
B4
SSTL
I/O
SSTL
O
DDR3_DQ[36]
A10
SSTL
I/O
D12
SSTL
O
DDR3_DQ[37]
B10
SSTL
I/O
DDR3_DQ[00]
AC41
SSTL
I/O
DDR3_DQ[38]
A6
SSTL
I/O
DDR3_DQ[01]
AC42
SSTL
I/O
DDR3_DQ[39]
B6
SSTL
I/O
DDR3_DQ[02]
W42
SSTL
I/O
DDR3_DQ[40]
E3
SSTL
I/O
DDR3_DQ[03]
W43
SSTL
I/O
DDR3_DQ[41]
D2
SSTL
I/O
DDR3_DQ[04]
AD42
SSTL
I/O
DDR3_DQ[42]
G1
SSTL
I/O
DDR3_DQ[05]
AD43
SSTL
I/O
DDR3_DQ[43]
G2
SSTL
I/O
DDR3_DQ[06]
Y41
SSTL
I/O
DDR3_DQ[44]
C3
SSTL
I/O
DDR3_DQ[07]
W41
SSTL
I/O
DDR3_DQ[45]
D3
SSTL
I/O
DDR3_DQ[08]
U42
SSTL
I/O
DDR3_DQ[46]
F3
SSTL
I/O
DDR3_DQ[09]
T43
SSTL
I/O
DDR3_DQ[47]
G3
SSTL
I/O
DDR3_DQ[10]
P41
SSTL
I/O
DDR3_DQ[48]
J2
SSTL
I/O
DDR3_DQ[11]
N43
SSTL
I/O
DDR3_DQ[49]
K1
SSTL
I/O
DDR3_DQ[12]
U41
SSTL
I/O
DDR3_DQ[50]
M3
SSTL
I/O
DDR3_DQ[13]
U43
SSTL
I/O
DDR3_DQ[51]
N3
SSTL
I/O
DDR3_DQ[14]
P43
SSTL
I/O
DDR3_DQ[52]
J3
SSTL
I/O
DDR3_DQ[15]
P42
SSTL
I/O
DDR3_DQ[53]
J1
SSTL
I/O
DDR3_DQ[16]
L43
SSTL
I/O
DDR3_DQ[54]
M2
SSTL
I/O
DDR3_DQ[17]
L42
SSTL
I/O
DDR3_DQ[55]
M1
SSTL
I/O
DDR3_DQ[18]
H43
SSTL
I/O
DDR3_DQ[56]
R2
SSTL
I/O
DDR3_DQ[19]
H41
SSTL
I/O
DDR3_DQ[57]
R1
SSTL
I/O
DDR3_DQ[20]
M41
SSTL
I/O
DDR3_DQ[58]
V1
SSTL
I/O
DDR3_DQ[21]
L41
SSTL
I/O
DDR3_DQ[59]
V3
SSTL
I/O
DDR3_DQ[22]
J43
SSTL
I/O
DDR3_DQ[60]
P1
SSTL
I/O
DDR3_DQ[23]
H42
SSTL
I/O
DDR3_DQ[61]
R3
SSTL
I/O
Land Name
DDR3_CS_N[3]
Land Name
DDR3_DQ[24]
F41
SSTL
I/O
DDR3_DQ[62]
U1
SSTL
I/O
DDR3_DQ[25]
E41
SSTL
I/O
DDR3_DQ[63]
V2
SSTL
I/O
DDR3_DQ[26]
C41
SSTL
I/O
DDR3_DQS_DN[00]
AB41
SSTL
I/O
DDR3_DQ[27]
B41
SSTL
I/O
DDR3_DQS_DN[01]
R43
SSTL
I/O
DDR3_DQ[28]
F42
SSTL
I/O
DDR3_DQS_DN[02]
K41
SSTL
I/O
DDR3_DQ[29]
F43
SSTL
I/O
DDR3_DQS_DN[03]
D43
SSTL
I/O
DDR3_DQ[30]
C42
SSTL
I/O
DDR3_DQS_DN[04]
A7
SSTL
I/O
DDR3_DQ[31]
D41
SSTL
I/O
DDR3_DQS_DN[05]
F2
SSTL
I/O
DDR3_DQ[32]
A9
SSTL
I/O
DDR3_DQS_DN[06]
L1
SSTL
I/O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
162
Processor Land Listing
Table 8-1.
Land Name (Sheet 13 of 37)
Land Name
Land
Number
Buffer Type
Direction
DDR3_DQS_DN[07]
T3
SSTL
I/O
Table 8-1.
Land Name (Sheet 14 of 37)
Land
Number
Buffer Type
Direction
DDR3_MA[01]
D21
SSTL
O
Land Name
DDR3_DQS_DN[08]
B32
SSTL
I/O
DDR3_MA[02]
D22
SSTL
O
DDR3_DQS_DN[09]
AB43
SSTL
I/O
DDR3_MA[03]
C22
SSTL
O
DDR3_DQS_DN[10]
R41
SSTL
I/O
DDR3_MA[04]
D23
SSTL
O
DDR3_DQS_DN[11]
K43
SSTL
I/O
DDR3_MA[05]
C24
SSTL
O
DDR3_DQS_DN[12]
E42
SSTL
I/O
DDR3_MA[06]
C23
SSTL
O
DDR3_DQS_DN[13]
B8
SSTL
I/O
DDR3_MA[07]
D25
SSTL
O
DDR3_DQS_DN[14]
E1
SSTL
I/O
DDR3_MA[08]
B24
SSTL
O
DDR3_DQS_DN[15]
L3
SSTL
I/O
DDR3_MA[09]
B25
SSTL
O
DDR3_DQS_DN[16]
T1
SSTL
I/O
DDR3_MA[10]
A17
SSTL
O
DDR3_DQS_DN[17]
B33
SSTL
I/O
DDR3_MA[11]
A25
SSTL
O
DDR3_DQS_DP[00]
AA41
SSTL
I/O
DDR3_MA[12]
B26
SSTL
O
DDR3_DQS_DP[01]
R42
SSTL
I/O
DDR3_MA[13]
D14
SSTL
O
DDR3_DQS_DP[02]
J41
SSTL
I/O
DDR3_MA[14]
C26
SSTL
O
DDR3_DQS_DP[03]
D42
SSTL
I/O
DDR3_MA[15]
A27
SSTL
O
DDR3_DQS_DP[04]
B7
SSTL
I/O
DDR3_MA_PAR
C18
SSTL
O
DDR3_DQS_DP[05]
F1
SSTL
I/O
DDR3_ODT[0]
D15
SSTL
O
DDR3_DQS_DP[06]
L2
SSTL
I/O
DDR3_ODT[1]
C12
SSTL
O
DDR3_DQS_DP[07]
U3
SSTL
I/O
DDR3_ODT[2]
C14
SSTL
O
DDR3_DQS_DP[08]
A32
SSTL
I/O
DDR3_ODT[3]
C13
SSTL
O
DDR3_DQS_DP[09]
AB42
SSTL
I/O
DDR3_PAR_ERR_N
A26
SSTL
I
DDR3_DQS_DP[10]
T41
SSTL
I/O
DDR3_RAS_N
A16
SSTL
O
DDR3_DQS_DP[11]
K42
SSTL
I/O
DDR3_WE_N
C16
SSTL
O
DDR3_DQS_DP[12]
E43
SSTL
I/O
DMI_RX_DN[0]
AJ34
PCIEX
I
DDR3_DQS_DP[13]
A8
SSTL
I/O
DMI_RX_DN[1]
AH35
PCIEX
I
DDR3_DQS_DP[14]
E2
SSTL
I/O
DMI_RX_DN[2]
AG34
PCIEX
I
DDR3_DQS_DP[15]
K3
SSTL
I/O
DMI_RX_DN[3]
AF35
PCIEX
I
DDR3_DQS_DP[16]
T2
SSTL
I/O
DMI_RX_DP[0]
AJ33
PCIEX
I
DDR3_DQS_DP[17]
B34
SSTL
I/O
DMI_RX_DP[1]
AH34
PCIEX
I
DDR3_ECC[0]
C34
SSTL
I/O
DMI_RX_DP[2]
AG33
PCIEX
I
DDR3_ECC[1]
C33
SSTL
I/O
DMI_RX_DP[3]
AF34
PCIEX
I
DDR3_ECC[2]
B30
SSTL
I/O
DMI_TX_DN[0]
AM35
PCIEX
O
DDR3_ECC[3]
A30
SSTL
I/O
DMI_TX_DN[1]
AL36
PCIEX
O
DDR3_ECC[4]
C35
SSTL
I/O
DMI_TX_DN[2]
AK35
PCIEX
O
DDR3_ECC[5]
B35
SSTL
I/O
DMI_TX_DN[3]
AJ36
PCIEX
O
DDR3_ECC[6]
B31
SSTL
I/O
DMI_TX_DP[0]
AM36
PCIEX
O
DDR3_ECC[7]
A31
SSTL
I/O
DMI_TX_DP[1]
AL37
PCIEX
O
DDR3_MA[00]
C17
SSTL
O
DMI_TX_DP[2]
AK36
PCIEX
O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
163
Processor Land Listing
Table 8-1.
Land Name (Sheet 15 of 37)
Land
Number
Buffer Type
Direction
DMI_TX_DP[3]
AJ37
PCIEX
O
TXT_PLTEN
AN8
CMOS
DRAM_PWR_OK_C1
Y10
CMOS_1.5V
DRAM_PWR_OK_C2
3
AD40
EAR_N
Table 8-1.
Land Name (Sheet 16 of 37)
Land
Number
Buffer Type
Direction
PE1B_RX_DP[6]
AW38
PCIEX3
I
I
PE1B_RX_DP[7]
AV37
PCIEX3
I
I
PE1B_TX_DN[4]
AF41
PCIEX3
O
CMOS_1.5V
I
PE1B_TX_DN[5]
AG42
PCIEX3
O
AH3
ODCMOS
I/O
PE1B_TX_DN[6]
AH41
PCIEX3
O
ERROR_N[0]
AL34
ODCMOS
O
ERROR_N[1]
AM34
ODCMOS
O
ERROR_N[2]
AL33
ODCMOS
O
FRMAGENT
AF3
CMOS
I
IVT_ID_N
V34
TXT_AGENT
AE4
CMOS
I
MEM_HOT_C1_N
W10
ODCMOS
I/O
MEM_HOT_C23_N
N41
ODCMOS
I/O
PE_RBIAS
AL31
PCIEX3
I/O
PE_RBIAS_SENSE
AL32
PCIEX3
I
PE_VREF_CAP
AM32
PCIEX3
I/O
PE1A_RX_DN[0]
AW41
PCIEX3
I
PE1A_RX_DN[1]
AV39
PCIEX3
I
PE1A_RX_DN[2]
AU38
PCIEX3
I
PE1A_RX_DN[3]
AT37
PCIEX3
I
PE1A_RX_DP[0]
AV41
PCIEX3
I
PE1A_RX_DP[1]
AU39
PCIEX3
I
PE1A_RX_DP[2]
AT38
PCIEX3
I
PE1A_RX_DP[3]
AR37
PCIEX3
I
PE1A_TX_DN[0]
AE40
PCIEX3
O
PE1A_TX_DN[1]
AG37
PCIEX3
O
PE1A_TX_DN[2]
AF38
PCIEX3
O
PE1A_TX_DN[3]
AG39
PCIEX3
O
PE1A_TX_DP[0]
AE39
PCIEX3
O
PE1A_TX_DP[1]
AG36
PCIEX3
O
PE1A_TX_DP[2]
AF39
PCIEX3
O
PE1A_TX_DP[3]
AG40
PCIEX3
O
PE1B_RX_DN[4]
AY40
PCIEX3
I
PE1B_RX_DN[5]
BA39
PCIEX3
I
PE1B_RX_DN[6]
AY38
PCIEX3
I
PE1B_RX_DN[7]
AW37
PCIEX3
I
PE1B_RX_DP[4]
AW40
PCIEX3
I
PE1B_RX_DP[5]
AY39
PCIEX3
I
Land Name
Land Name
O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
164
PE1B_TX_DN[7]
AJ42
PCIEX3
O
PE1B_TX_DP[4]
AF42
PCIEX3
O
PE1B_TX_DP[5]
AG43
PCIEX3
O
PE1B_TX_DP[6]
AH42
PCIEX3
O
PE1B_TX_DP[7]
AJ43
PCIEX3
O
PE3A_RX_DN[0]
AU36
PCIEX3
I
PE3A_RX_DN[1]
AT35
PCIEX3
I
PE3A_RX_DN[2]
AU34
PCIEX3
I
PE3A_RX_DN[3]
AT33
PCIEX3
I
PE3A_RX_DP[0]
AT36
PCIEX3
I
PE3A_RX_DP[1]
AR35
PCIEX3
I
PE3A_RX_DP[2]
AT34
PCIEX3
I
PE3A_RX_DP[3]
AR33
PCIEX3
I
PE3A_TX_DN[0]
AH38
PCIEX3
O
PE3A_TX_DN[1]
AJ39
PCIEX3
O
PE3A_TX_DN[2]
AK38
PCIEX3
O
PE3A_TX_DN[3]
AL39
PCIEX3
O
PE3A_TX_DP[0]
AH39
PCIEX3
O
PE3A_TX_DP[1]
AJ40
PCIEX3
O
PE3A_TX_DP[2]
AK39
PCIEX3
O
PE3A_TX_DP[3]
AL40
PCIEX3
O
PE3B_RX_DN[4]
AU32
PCIEX3
I
PE3B_RX_DN[5]
AV31
PCIEX3
I
PE3B_RX_DN[6]
AU30
PCIEX3
I
PE3B_RX_DN[7]
AV29
PCIEX3
I
PE3B_RX_DP[4]
AT32
PCIEX3
I
PE3B_RX_DP[5]
AU31
PCIEX3
I
PE3B_RX_DP[6]
AT30
PCIEX3
I
PE3B_RX_DP[7]
AU29
PCIEX3
I
PE3B_TX_DN[4]
AM38
PCIEX3
O
PE3B_TX_DN[5]
AN39
PCIEX3
O
PE3B_TX_DN[6]
AP38
PCIEX3
O
PE3B_TX_DN[7]
AR39
PCIEX3
O
Processor Land Listing
Table 8-1.
Land Name (Sheet 17 of 37)
Table 8-1.
Land
Number
Buffer Type
Direction
PE3B_TX_DP[4]
AM39
PCIEX3
O
PEHPSDA
PE3B_TX_DP[5]
AN40
PCIEX3
O
PE3B_TX_DP[6]
AP39
PCIEX3
O
PE3B_TX_DP[7]
AR40
PCIEX3
PE3C_RX_DN[10]
AY34
PCIEX3
PE3C_RX_DN[11]
AW33
PE3C_RX_DN[8]
AY36
PE3C_RX_DN[9]
AW35
PE3C_RX_DP[10]
Land Name (Sheet 18 of 37)
Land
Number
Buffer Type
Direction
AP30
ODCMOS
I/O
PMSYNC
AT3
CMOS
I
PRDY_N
AR11
CMOS
O
O
PREQ_N
AR10
CMOS
I/O
I
PROCHOT_N
AH7
ODCMOS
I/O
PCIEX3
I
PWRGOOD
AK6
CMOS
I
PCIEX3
I
QPI_RBIAS
AK13
Analog
I/O
PCIEX3
I
QPI_RBIAS_SENSE
AL13
Analog
I
AW34
PCIEX3
I
QPI_VREF_CAP
AM13
Intel QPI
I/O
PE3C_RX_DP[11]
AV33
PCIEX3
I
QPI1_CLKRX_DN
AL5
Intel QPI
I
PE3C_RX_DP[8]
AW36
PCIEX3
I
QPI1_CLKRX_DP
AL6
Intel QPI
I
PE3C_RX_DP[9]
AV35
PCIEX3
I
QPI1_CLKTX_DN
AY9
Intel QPI
O
PE3C_TX_DN[10]
AM41
PCIEX3
O
QPI1_CLKTX_DP
BA9
Intel QPI
O
PE3C_TX_DN[11]
AN42
PCIEX3
O
QPI1_DRX_DN[00]
AT4
Intel QPI
I
PE3C_TX_DN[8]
AK41
PCIEX3
O
QPI1_DRX_DN[01]
AT1
Intel QPI
I
PE3C_TX_DN[9]
AL42
PCIEX3
O
QPI1_DRX_DN[02]
AR5
Intel QPI
I
PE3C_TX_DP[10]
AM42
PCIEX3
O
QPI1_DRX_DN[03]
AR2
Intel QPI
I
PE3C_TX_DP[11]
AN43
PCIEX3
O
QPI1_DRX_DN[04]
AP4
Intel QPI
I
PE3C_TX_DP[8]
AK42
PCIEX3
O
QPI1_DRX_DN[05]
AP1
Intel QPI
I
PE3C_TX_DP[9]
AL43
PCIEX3
O
QPI1_DRX_DN[06]
AP8
Intel QPI
I
PE3D_RX_DN[12]
AY32
PCIEX3
I
QPI1_DRX_DN[07]
AN2
Intel QPI
I
PE3D_RX_DN[13]
BA31
PCIEX3
I
QPI1_DRX_DN[08]
AN6
Intel QPI
I
PE3D_RX_DN[14]
AY30
PCIEX3
I
QPI1_DRX_DN[09]
AM1
Intel QPI
I
PE3D_RX_DN[15]
BA29
PCIEX3
I
QPI1_DRX_DN[10]
AM5
Intel QPI
I
PE3D_RX_DP[12]
AW32
PCIEX3
I
QPI1_DRX_DN[11]
AL2
Intel QPI
I
PE3D_RX_DP[13]
AY31
PCIEX3
I
QPI1_DRX_DN[12]
AK5
Intel QPI
I
PE3D_RX_DP[14]
AW30
PCIEX3
I
QPI1_DRX_DN[13]
AK1
Intel QPI
I
PE3D_RX_DP[15]
AY29
PCIEX3
I
QPI1_DRX_DN[14]
AJ6
Intel QPI
I
PE3D_TX_DN[12]
AP41
PCIEX3
O
QPI1_DRX_DN[15]
AJ2
Intel QPI
I
PE3D_TX_DN[13]
AR42
PCIEX3
O
QPI1_DRX_DN[16]
AH5
Intel QPI
I
PE3D_TX_DN[14]
AT41
PCIEX3
O
QPI1_DRX_DN[17]
AH1
Intel QPI
I
PE3D_TX_DN[15]
AU42
PCIEX3
O
QPI1_DRX_DN[18]
AG6
Intel QPI
I
PE3D_TX_DP[12]
AP42
PCIEX3
O
QPI1_DRX_DN[19]
AG2
Intel QPI
I
PE3D_TX_DP[13]
AR43
PCIEX3
O
QPI1_DRX_DP[00]
AT5
Intel QPI
I
PE3D_TX_DP[14]
AT42
PCIEX3
O
QPI1_DRX_DP[01]
AT2
Intel QPI
I
PE3D_TX_DP[15]
AU43
PCIEX3
O
QPI1_DRX_DP[02]
AR6
Intel QPI
I
PECI
AN37
PECI
I/O
QPI1_DRX_DP[03]
AR3
Intel QPI
I
PEHPSCL
AR30
ODCMOS
I/O
QPI1_DRX_DP[04]
AP5
Intel QPI
I
Land Name
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Land Name
165
Processor Land Listing
Table 8-1.
Land Name (Sheet 19 of 37)
Land Name
QPI1_DRX_DP[05]
Land
Number
Buffer Type
Direction
AP2
Intel QPI
I
Table 8-1.
Land Name (Sheet 20 of 37)
Land
Number
Buffer Type
Direction
QPI1_DTX_DP[03]
AY12
Intel QPI
O
Land Name
QPI1_DRX_DP[06]
AP7
Intel QPI
I
QPI1_DTX_DP[04]
AU12
Intel QPI
O
QPI1_DRX_DP[07]
AN3
Intel QPI
I
QPI1_DTX_DP[05]
BA11
Intel QPI
O
QPI1_DRX_DP[08]
AN5
Intel QPI
I
QPI1_DTX_DP[06]
AV11
Intel QPI
O
QPI1_DRX_DP[09]
AM2
Intel QPI
I
QPI1_DTX_DP[07]
AY10
Intel QPI
O
QPI1_DRX_DP[10]
AM4
Intel QPI
I
QPI1_DTX_DP[08]
AU10
Intel QPI
O
QPI1_DRX_DP[11]
AL3
Intel QPI
I
QPI1_DTX_DP[09]
AY8
Intel QPI
O
QPI1_DRX_DP[12]
AK4
Intel QPI
I
QPI1_DTX_DP[10]
AV9
Intel QPI
O
QPI1_DRX_DP[13]
AK2
Intel QPI
I
QPI1_DTX_DP[11]
BA7
Intel QPI
O
QPI1_DRX_DP[14]
AJ5
Intel QPI
I
QPI1_DTX_DP[12]
AU8
Intel QPI
O
QPI1_DRX_DP[15]
AJ3
Intel QPI
I
QPI1_DTX_DP[13]
BA5
Intel QPI
O
QPI1_DRX_DP[16]
AH4
Intel QPI
I
QPI1_DTX_DP[14]
AV7
Intel QPI
O
QPI1_DRX_DP[17]
AH2
Intel QPI
I
QPI1_DTX_DP[15]
AY4
Intel QPI
O
QPI1_DRX_DP[18]
AG5
Intel QPI
I
QPI1_DTX_DP[16]
AW6
Intel QPI
O
QPI1_DRX_DP[19]
AG3
Intel QPI
I
QPI1_DTX_DP[17]
AW3
Intel QPI
O
QPI1_DTX_DN[00]
AW14
Intel QPI
O
QPI1_DTX_DP[18]
AV5
Intel QPI
O
QPI1_DTX_DN[01]
AY13
Intel QPI
O
QPI1_DTX_DP[19]
AV2
Intel QPI
O
CMOS
I
QPI1_DTX_DN[02]
AU13
Intel QPI
O
RESET_N
AU2
QPI1_DTX_DN[03]
AW12
Intel QPI
O
RSVD
AP37
QPI1_DTX_DN[04]
AT12
Intel QPI
O
RSVD
AT39
QPI1_DTX_DN[05]
AY11
Intel QPI
O
RSVD
AU6
QPI1_DTX_DN[06]
AU11
Intel QPI
O
RSVD
AV42
QPI1_DTX_DN[07]
AW10
Intel QPI
O
RSVD
AR8
QPI1_DTX_DN[08]
AT10
Intel QPI
O
RSVD
AR9
QPI1_DTX_DN[09]
AW8
Intel QPI
O
RSVD
N4
QPI1_DTX_DN[10]
AU9
Intel QPI
O
RSVD
AR7
QPI1_DTX_DN[11]
AY7
Intel QPI
O
RSVD
AN34
QPI1_DTX_DN[12]
AT8
Intel QPI
O
RSVD
AN33
QPI1_DTX_DN[13]
BA4
Intel QPI
O
RSVD
AN36
QPI1_DTX_DN[14]
AU7
Intel QPI
O
RSVD
AP36
QPI1_DTX_DN[15]
AY3
Intel QPI
O
RSVD
AH11
QPI1_DTX_DN[16]
AW5
Intel QPI
O
RSVD
AG10
QPI1_DTX_DN[17]
AW2
Intel QPI
O
RSVD
AK10
QPI1_DTX_DN[18]
AV4
Intel QPI
O
RSVD
AM9
QPI1_DTX_DN[19]
AV1
Intel QPI
O
RSVD
AK11
QPI1_DTX_DP[00]
AY14
Intel QPI
O
RSVD
AL9
QPI1_DTX_DP[01]
BA13
Intel QPI
O
RSVD
AJ10
QPI1_DTX_DP[02]
AV13
Intel QPI
O
RSVD
AG9
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
166
Processor Land Listing
Table 8-1.
Land Name (Sheet 21 of 37)
Land Name
Land
Number
Buffer Type
Table 8-1.
Direction
Land Name
Land Name (Sheet 22 of 37)
Land
Number
Buffer Type
Direction
CMOS
I
RSVD
AG11
SVIDALERT_N
AL7
RSVD
AH10
SVIDCLK
AM7
ODCMOS
O
RSVD
AF11
SVIDDATA
AK7
ODCMOS
I/O
RSVD
AK9
TCK
AR12
CMOS
I
RSVD
AH9
TDI
AM12
CMOS
I
RSVD
AJ8
TDO
AK12
ODCMOS
RSVD
AM8
TEST0
H4
O
RSVD
AH8
TEST1
C4
O
RSVD
AG8
TEST2
N33
O
RSVD
AK8
TEST3
G40
O
RSVD
AY41
TEST4
AK32
I
RSVD
AV38
THERMTRIP_N
AG7
ODCMOS
O
RSVD
AR31
TMS
AP12
CMOS
I
RSVD
AP31
TRST_N
AL12
CMOS
I
RSVD
BA38
VCC
AA11
PWR
RSVD
AP32
VCC
AA33
PWR
RSVD
AN32
VCC
AB11
PWR
RSVD
AY6
VCC
AB33
PWR
RSVD
AW13
VCC
AC11
PWR
RSVD
AT14
VCC
AD11
PWR
RSVD
AU14
VCC
AE11
PWR
RSVD
AM14
VCC
AK15
PWR
RSVD
AN14
VCC
AK16
PWR
RSVD
BA6
VCC
AK18
PWR
RSVD
AU3
VCC
AK19
PWR
RSVD
AU4
VCC
AK21
PWR
RSVD
AL30
VCC
AK22
PWR
RSVD
M20
VCC
AK24
PWR
RSVD
M19
VCC
AK25
PWR
RSVD
L16
VCC
AK27
PWR
RSVD
M12
VCC
AK28
PWR
RSVD
M21
VCC
AL15
PWR
RSVD
AF7
VCC
AL16
PWR
RSVD
AE7
VCC
AL18
PWR
RSVD
B2
VCC
AL19
PWR
I
VCC
AL21
PWR
O
VCC
AL22
PWR
I
VCC
AL24
PWR
SAFE_MODE_BOOT
AU40
SKTOCC_N
AM31
SOCKET_ID[0]
AW11
CMOS
CMOS
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
167
O
Processor Land Listing
Table 8-1.
Land Name (Sheet 23 of 37)
Land
Number
Buffer Type
VCC
AL25
PWR
VCC
AL27
VCC
AL28
VCC
Table 8-1.
Land Name (Sheet 24 of 37)
Land
Number
Buffer Type
VCC
AR22
PWR
PWR
VCC
AR24
PWR
PWR
VCC
AR25
PWR
AM15
PWR
VCC
AR27
PWR
VCC
AM16
PWR
VCC
AR28
PWR
VCC
AM18
PWR
VCC
AT15
PWR
VCC
AM19
PWR
VCC
AT16
PWR
VCC
AM21
PWR
VCC
AT18
PWR
VCC
AM22
PWR
VCC
AT19
PWR
VCC
AM24
PWR
VCC
AT21
PWR
VCC
AM25
PWR
VCC
AT22
PWR
VCC
AM27
PWR
VCC
AT24
PWR
VCC
AM28
PWR
VCC
AT25
PWR
VCC
AN15
PWR
VCC
AT27
PWR
VCC
AN16
PWR
VCC
AT28
PWR
VCC
AN18
PWR
VCC
AU15
PWR
VCC
AN19
PWR
VCC
AU16
PWR
VCC
AN21
PWR
VCC
AU18
PWR
VCC
AN22
PWR
VCC
AU19
PWR
VCC
AN24
PWR
VCC
AU21
PWR
VCC
AN25
PWR
VCC
AU22
PWR
VCC
AN27
PWR
VCC
AU24
PWR
VCC
AN28
PWR
VCC
AU25
PWR
VCC
AP15
PWR
VCC
AU27
PWR
VCC
AP16
PWR
VCC
AU28
PWR
VCC
AP18
PWR
VCC
AV15
PWR
VCC
AP19
PWR
VCC
AV16
PWR
VCC
AP21
PWR
VCC
AV18
PWR
VCC
AP22
PWR
VCC
AV19
PWR
VCC
AP24
PWR
VCC
AV21
PWR
VCC
AP25
PWR
VCC
AV22
PWR
VCC
AP27
PWR
VCC
AV24
PWR
VCC
AP28
PWR
VCC
AV25
PWR
VCC
AR15
PWR
VCC
AV27
PWR
VCC
AR16
PWR
VCC
AV28
PWR
VCC
AR18
PWR
VCC
AW15
PWR
VCC
AR19
PWR
VCC
AW16
PWR
VCC
AR21
PWR
VCC
AW18
PWR
Land Name
Direction
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Land Name
168
Direction
Processor Land Listing
Table 8-1.
Land Name (Sheet 25 of 37)
Land
Number
Buffer Type
VCC
AW19
PWR
VCC
AW21
VCC
AW22
VCC
Table 8-1.
Land Name (Sheet 26 of 37)
Land
Number
Buffer Type
VCCD
F14
PWR
PWR
VCCD
F19
PWR
PWR
VCCD
F24
PWR
AW24
PWR
VCCD
G12
PWR
VCC
AW25
PWR
VCCD
G17
PWR
VCC
AW27
PWR
VCCD
G22
PWR
VCC
AW28
PWR
VCCD
H15
PWR
VCC
AY15
PWR
VCCD
H20
PWR
VCC
AY16
PWR
VCCD
H25
PWR
VCC
AY18
PWR
VCCD
J13
PWR
VCC
AY19
PWR
VCCD
K11
PWR
VCC
AY24
PWR
VCCD
K16
PWR
VCC
AY25
PWR
VCCD
K18
PWR
VCC
AY27
PWR
VCCD
K26
PWR
VCC
AY28
PWR
VCCPLL
AR36
PWR
VCC
BA15
PWR
VCCPLL
AV36
PWR
VCC
BA16
PWR
VSA
AD39
PWR
VCC
BA18
PWR
VSA
AE35
PWR
VCC
BA19
PWR
VSA
AE36
PWR
VCC
BA24
PWR
VSA
AE37
PWR
VCC
BA25
PWR
VSA
AE38
PWR
VCC
BA27
PWR
VSA
AE41
PWR
VCC
BA28
PWR
VSA
AE42
PWR
VCC
R11
PWR
VSA
AE43
PWR
VCC
R33
PWR
VSA
AF33
PWR
VCC
T11
PWR
VSA
AF36
PWR
VCC
T33
PWR
VSA
AF37
PWR
VCC
U11
PWR
VSA
AG41
PWR
VCC
U33
PWR
VSA
AH37
PWR
VCC
V11
PWR
VSA
AJ41
PWR
VCC
V33
PWR
VSA
AL38
PWR
VCC
W11
PWR
VSA
AL41
PWR
VCC
W33
PWR
VSA
AM37
PWR
VCC
Y11
PWR
VSA
AN41
PWR
VCC
Y33
PWR
VSA
AR41
PWR
VCC_SENSE
P11
VSA
AT40
PWR
VCCD
E21
PWR
VSA
AV40
PWR
VCCD
E26
PWR
VSA
AV43
PWR
Land Name
Direction
Land Name
O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
169
Direction
Processor Land Listing
Table 8-1.
Land Name (Sheet 27 of 37)
Land
Number
Buffer Type
VSA
AY42
PWR
VSA_SENSE
AE33
Land Name
Table 8-1.
Direction
Land Name (Sheet 28 of 37)
Land
Number
Buffer Type
VSS
AE3
GND
Land Name
VSS
AF10
GND
VSS
A14
GND
VSS
AF2
GND
VSS
A19
GND
VSS
AF40
GND
VSS
A24
GND
VSS
AF43
GND
VSS
A29
GND
VSS
AF5
GND
VSS
A4
GND
VSS
AF6
GND
VSS
A40
GND
VSS
AF8
GND
VSS
A41
GND
VSS
AG1
GND
O
VSS
A5
GND
VSS
AG35
GND
VSS
AA10
GND
VSS
AG38
GND
VSS
AA34
GND
VSS
AG4
GND
VSS
AA37
GND
VSS
AH33
GND
VSS
AA4
GND
VSS
AH36
GND
VSS
AA40
GND
VSS
AH40
GND
VSS
AA7
GND
VSS
AH43
GND
VSS
AB10
GND
VSS
AH6
GND
VSS
AB36
GND
VSS
AJ1
GND
VSS
AB37
GND
VSS
AJ11
GND
VSS
AB4
GND
VSS
AJ35
GND
VSS
AB40
GND
VSS
AJ38
GND
VSS
AB7
GND
VSS
AJ4
GND
VSS
AC10
GND
VSS
AJ9
GND
VSS
AC33
GND
VSS
AK14
GND
VSS
AC36
GND
VSS
AK17
GND
VSS
AC4
GND
VSS
AK20
GND
VSS
AC40
GND
VSS
AK23
GND
VSS
AC43
GND
VSS
AK26
GND
VSS
AC7
GND
VSS
AK29
GND
VSS
AD1
GND
VSS
AK31
GND
VSS
AD10
GND
VSS
AK37
GND
VSS
AD33
GND
VSS
AK40
GND
VSS
AD36
GND
VSS
AK43
GND
VSS
AD38
GND
VSS
AL1
GND
VSS
AD4
GND
VSS
AL14
GND
VSS
AD41
GND
VSS
AL17
GND
VSS
AD7
GND
VSS
AL20
GND
VSS
AE10
GND
VSS
AL23
GND
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
170
Direction
Processor Land Listing
Table 8-1.
Land Name (Sheet 29 of 37)
Land
Number
Buffer Type
VSS
AL26
GND
VSS
AL29
VSS
AL35
VSS
Table 8-1.
Land Name (Sheet 30 of 37)
Land
Number
Buffer Type
VSS
AR17
GND
GND
VSS
AR20
GND
GND
VSS
AR23
GND
AL4
GND
VSS
AR26
GND
VSS
AL8
GND
VSS
AR29
GND
VSS
AM10
GND
VSS
AR32
GND
VSS
AM17
GND
VSS
AR34
GND
VSS
AM20
GND
VSS
AR38
GND
VSS
AM23
GND
VSS
AR4
GND
VSS
AM26
GND
VSS
AT11
GND
VSS
AM29
GND
VSS
AT13
GND
VSS
AM33
GND
VSS
AT17
GND
VSS
AM40
GND
VSS
AT20
GND
VSS
AM43
GND
VSS
AT23
GND
VSS
AM6
GND
VSS
AT26
GND
VSS
AN1
GND
VSS
AT29
GND
VSS
AN12
GND
VSS
AT31
GND
VSS
AN13
GND
VSS
AT43
GND
VSS
AN17
GND
VSS
AT9
GND
VSS
AN20
GND
VSS
AU1
GND
VSS
AN23
GND
VSS
AU17
GND
VSS
AN26
GND
VSS
AU20
GND
VSS
AN29
GND
VSS
AU23
GND
VSS
AN31
GND
VSS
AU26
GND
VSS
AN38
GND
VSS
AU33
GND
VSS
AN4
GND
VSS
AU35
GND
VSS
AP14
GND
VSS
AU37
GND
VSS
AP17
GND
VSS
AU41
GND
VSS
AP20
GND
VSS
AU5
GND
VSS
AP23
GND
VSS
AV10
GND
VSS
AP26
GND
VSS
AV12
GND
VSS
AP29
GND
VSS
AV14
GND
VSS
AP40
GND
VSS
AV17
GND
VSS
AP43
GND
VSS
AV20
GND
VSS
AP6
GND
VSS
AV23
GND
VSS
AP9
GND
VSS
AV26
GND
VSS
AR1
GND
VSS
AV3
GND
VSS
AR14
GND
VSS
AV6
GND
Land Name
Direction
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Land Name
171
Direction
Processor Land Listing
Table 8-1.
Land Name
VSS
Land Name (Sheet 31 of 37)
Land
Number
Buffer Type
AV8
GND
Table 8-1.
Direction
Land Name (Sheet 32 of 37)
Land
Number
Buffer Type
VSS
C25
GND
Land Name
VSS
AW1
GND
VSS
C30
GND
VSS
AW17
GND
VSS
C31
GND
VSS
AW20
GND
VSS
C32
GND
VSS
AW23
GND
VSS
C36
GND
VSS
AW26
GND
VSS
C40
GND
VSS
AW29
GND
VSS
C43
GND
VSS
AW31
GND
VSS
C5
GND
VSS
AW39
GND
VSS
C6
GND
VSS
AW4
GND
VSS
C7
GND
VSS
AW42
GND
VSS
C8
GND
VSS
AY17
GND
VSS
C9
GND
VSS
AY20
GND
VSS
D1
GND
VSS
AY26
GND
VSS
D13
GND
VSS
AY33
GND
VSS
D18
GND
VSS
AY35
GND
VSS
D20
GND
VSS
AY37
GND
VSS
D33
GND
VSS
AY5
GND
VSS
D34
GND
VSS
B12
GND
VSS
D35
GND
VSS
B17
GND
VSS
D36
GND
VSS
B27
GND
VSS
D38
GND
VSS
B3
GND
VSS
D4
GND
VSS
B36
GND
VSS
D40
GND
VSS
B40
GND
VSS
E11
GND
VSS
B42
GND
VSS
E16
GND
VSS
BA10
GND
VSS
E23
GND
VSS
BA12
GND
VSS
E4
GND
VSS
BA14
GND
VSS
E40
GND
VSS
BA17
GND
VSS
F10
GND
VSS
BA20
GND
VSS
F27
GND
VSS
BA26
GND
VSS
F28
GND
VSS
BA3
GND
VSS
F29
GND
VSS
BA32
GND
VSS
F30
GND
VSS
BA40
GND
VSS
F31
GND
VSS
BA8
GND
VSS
F32
GND
VSS
C10
GND
VSS
F33
GND
VSS
C15
GND
VSS
F35
GND
VSS
C2
GND
VSS
F36
GND
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
172
Direction
Processor Land Listing
Table 8-1.
Land Name (Sheet 33 of 37)
Table 8-1.
Land
Number
Buffer Type
VSS
F37
GND
VSS
VSS
F38
GND
VSS
F39
GND
VSS
F4
VSS
Land Name (Sheet 34 of 37)
Land
Number
Buffer Type
J9
GND
VSS
K2
GND
VSS
K21
GND
GND
VSS
K37
GND
F40
GND
VSS
K4
GND
VSS
F5
GND
VSS
K40
GND
VSS
F6
GND
VSS
L14
GND
VSS
F7
GND
VSS
L19
GND
VSS
F8
GND
VSS
L24
GND
VSS
F9
GND
VSS
L37
GND
VSS
G33
GND
VSS
L39
GND
VSS
G34
GND
VSS
L4
GND
VSS
G35
GND
VSS
L40
GND
VSS
G4
GND
VSS
M10
GND
VSS
G41
GND
VSS
M11
GND
VSS
G42
GND
VSS
M13
GND
VSS
G43
GND
VSS
M16
GND
VSS
H1
GND
VSS
M23
GND
VSS
H2
GND
VSS
M27
GND
VSS
H3
GND
VSS
M28
GND
VSS
H40
GND
VSS
M32
GND
VSS
J10
GND
VSS
M33
GND
VSS
J23
GND
VSS
M34
GND
VSS
J27
GND
VSS
M35
GND
VSS
J28
GND
VSS
M37
GND
VSS
J29
GND
VSS
M40
GND
VSS
J30
GND
VSS
M42
GND
VSS
J31
GND
VSS
M43
GND
VSS
J32
GND
VSS
M5
GND
VSS
J35
GND
VSS
M6
GND
VSS
J36
GND
VSS
M7
GND
VSS
J37
GND
VSS
M8
GND
VSS
J40
GND
VSS
M9
GND
VSS
J42
GND
VSS
N1
GND
VSS
J5
GND
VSS
N2
GND
VSS
J6
GND
VSS
N37
GND
VSS
J7
GND
VSS
N40
GND
VSS
J8
GND
VSS
N42
GND
Land Name
Direction
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Land Name
173
Direction
Processor Land Listing
Table 8-1.
Land Name (Sheet 35 of 37)
Table 8-1.
Land
Number
Buffer Type
VSS
P10
GND
VSS
VSS
P2
GND
VSS
P3
GND
VSS
P33
VSS
Land Name (Sheet 36 of 37)
Land
Number
Buffer Type
W2
GND
VSS
W3
GND
VSS
W34
GND
GND
VSS
W37
GND
P37
GND
VSS
W40
GND
VSS
P4
GND
VSS
W5
GND
VSS
P40
GND
VSS
W6
GND
VSS
P7
GND
VSS
W9
GND
VSS
R10
GND
VSS
Y34
GND
VSS
R34
GND
VSS
Y37
GND
VSS
R37
GND
VSS
Y4
GND
VSS
R4
GND
VSS
Y40
GND
VSS
R40
GND
VSS
Y7
GND
VSS
R7
GND
VSS_VCC_SENSE
N11
O
VSS
T10
GND
VSS_VSA_SENSE
AE34
O
VSS
T34
GND
VSS_VTTD_SENSE
AK33
O
VSS
T37
GND
VTTA
AT7
PWR
VSS
T4
GND
VTTA
AW7
PWR
VSS
T40
GND
VTTA
AW9
PWR
VSS
T42
GND
VTTA
AY2
PWR
VSS
T7
GND
VTTA
AN35
PWR
VSS
U10
GND
VTTA
AP33
PWR
VSS
U2
GND
VTTA
AP34
PWR
VSS
U34
GND
VTTA
AP35
PWR
VSS
U37
GND
VTTA
AV34
PWR
VSS
U4
GND
VTTD
AF9
PWR
VSS
U40
GND
VTTD
AJ7
PWR
VSS
U7
GND
VTTD
AK3
PWR
VSS
V10
GND
VTTD
AK30
PWR
VSS
V35
GND
VTTD
AN7
PWR
VSS
V36
GND
VTTD
AP3
PWR
VSS
V38
GND
VTTD
AV30
PWR
VSS
V39
GND
VTTD
AV32
PWR
VSS
V4
GND
VTTD
BA30
PWR
VSS
V42
GND
VTTD
M14
PWR
VSS
V43
GND
VTTD
M15
PWR
VSS
V7
GND
VTTD
M17
PWR
VSS
W1
GND
VTTD
M25
PWR
Land Name
Direction
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
Land Name
174
Direction
Processor Land Listing
Table 8-1.
Land Name (Sheet 37 of 37)
Land
Number
Buffer Type
VTTD
M26
PWR
VTTD
M29
PWR
VTTD
M30
PWR
VTTD
M31
PWR
VTTD_SENSE
AK34
Land Name
Direction
O
8.2
Listing by Land Number
Table 8-2.
Land Number (Sheet 1 of 37)
Table 8-2.
Land
Number
Land Name
Buffer
Type
Direction
I/O
Land
Number
Land Number (Sheet 2 of 37)
Land Name
Buffer
Type
Direction
AA11
VCC
PWR
AA3
DDR1_DQ[57]
SSTL
AA33
VCC
PWR
O
AA34
VSS
GND
SSTL
O
AA35
DDR1_DQS_DN[00]
SSTL
I/O
DDR3_MA[10]
SSTL
O
AA36
DDR1_DQS_DP[00]
SSTL
I/O
A18
DDR3_CLK_DN[2]
SSTL
O
AA37
VSS
GND
A19
VSS
GND
AA38
DDR2_DQS_DP[00]
SSTL
I/O
A20
DDR3_CLK_DN[1]
SSTL
AA39
DDR2_DQS_DN[00]
SSTL
I/O
A24
VSS
GND
AA4
VSS
GND
A25
DDR3_MA[11]
SSTL
O
AA40
VSS
GND
A26
DDR3_PAR_ERR_N
SSTL
I
AA41
DDR3_DQS_DP[00]
SSTL
I/O
A27
DDR3_MA[15]
SSTL
O
AA5
DDR2_DQ[57]
SSTL
I/O
A28
DDR3_CKE[2]
SSTL
O
AA6
DDR2_DQ[56]
SSTL
I/O
A29
VSS
GND
AA7
VSS
GND
A30
DDR3_ECC[3]
SSTL
I/O
AA8
DDR1_DQ[49]
SSTL
I/O
A31
DDR3_ECC[7]
SSTL
I/O
AA9
DDR1_DQ[48]
SSTL
I/O
A32
DDR3_DQS_DP[08]
SSTL
I/O
AB10
VSS
GND
A39
DDR2_DQS_DN[12]
SSTL
I/O
AB11
VCC
PWR
A4
VSS
GND
AB3
DDR1_DQS_DP[16]
SSTL
A40
VSS
GND
AB33
VCC
PWR
A41
VSS
GND
AB34
DDR1_DQS_DP[09]
SSTL
I/O
A5
VSS
GND
AB35
DDR1_DQS_DN[09]
SSTL
I/O
A6
DDR3_DQ[38]
SSTL
I/O
AB36
VSS
GND
A7
DDR3_DQS_DN[04]
SSTL
I/O
AB37
VSS
GND
A8
DDR3_DQS_DP[13]
SSTL
I/O
AB38
DDR2_DQS_DN[09]
SSTL
I/O
A9
DDR3_DQ[32]
SSTL
I/O
AB39
DDR2_DQS_DP[09]
SSTL
I/O
AA10
VSS
GND
A10
DDR3_DQ[36]
SSTL
A14
VSS
GND
A15
DDR3_CS_N[4]
SSTL
A16
DDR3_RAS_N
A17
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
O
175
I/O
I/O
Processor Land Listing
Table 8-2.
Land
Number
Land Number (Sheet 3 of 37)
Land Name
Buffer
Type
Table 8-2.
Land
Number
Direction
Land Number (Sheet 4 of 37)
Land Name
Buffer
Type
Direction
AD34
DDR1_DQ[04]
SSTL
I/O
AD35
DDR1_DQ[05]
SSTL
I/O
AD36
VSS
GND
I/O
AD37
DDR2_DQ[04]
SSTL
SSTL
I/O
AD38
VSS
GND
DDR2_DQS_DN[16]
SSTL
I/O
AD39
VSA
PWR
DDR2_DQS_DP[16]
SSTL
I/O
AD4
VSS
GND
AB7
VSS
GND
AD40
DRAM_PWR_OK_C23
AB8
DDR1_DQS_DN[15]
SSTL
I/O
AB9
DDR1_DQS_DP[15]
SSTL
I/O
AC1
DDR1_DQS_DP[07]
SSTL
I/O
AC10
VSS
GND
AC11
VCC
PWR
AC2
DDR1_DQS_DN[07]
SSTL
I/O
AC3
DDR1_DQS_DN[16]
SSTL
I/O
AC33
VSS
GND
AC34
DDR1_DQ[00]
SSTL
I/O
AC35
DDR1_DQ[01]
SSTL
I/O
AC36
VSS
GND
AC37
DDR2_DQ[05]
SSTL
I/O
AC38
DDR2_DQ[01]
SSTL
I/O
AC39
DDR2_DQ[00]
SSTL
I/O
AC4
VSS
GND
AC40
VSS
GND
AC41
DDR3_DQ[00]
SSTL
I/O
AC42
DDR3_DQ[01]
SSTL
I/O
AC43
VSS
GND
AC5
DDR2_DQS_DP[07]
SSTL
I/O
AC6
DDR2_DQS_DN[07]
SSTL
I/O
AC7
VSS
GND
AC8
DDR1_DQS_DP[06]
SSTL
I/O
AC9
DDR1_DQS_DN[06]
SSTL
I/O
AD1
VSS
GND
AD10
VSS
GND
AD11
VCC
PWR
AD2
DDR1_DQ[62]
SSTL
I/O
AD3
DDR1_DQ[63]
SSTL
I/O
AD33
VSS
GND
AB4
VSS
GND
AB40
VSS
GND
AB41
DDR3_DQS_DN[00]
SSTL
I/O
AB42
DDR3_DQS_DP[09]
SSTL
AB43
DDR3_DQS_DN[09]
AB5
AB6
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
176
CMOS_1.5
V
I/O
I
AD41
VSS
GND
AD42
DDR3_DQ[04]
SSTL
I/O
AD43
DDR3_DQ[05]
SSTL
I/O
AD5
DDR2_DQ[63]
SSTL
I/O
AD6
DDR2_DQ[62]
SSTL
I/O
AD7
VSS
GND
AD8
DDR1_DQ[55]
SSTL
I/O
AD9
DDR1_DQ[54]
SSTL
I/O
AE1
DDR1_DQ[58]
SSTL
I/O
AE10
VSS
GND
AE11
VCC
PWR
AE2
DDR1_DQ[59]
SSTL
AE3
VSS
GND
AE33
VSA_SENSE
O
AE34
VSS_VSA_SENSE
O
AE35
VSA
PWR
AE36
VSA
PWR
AE37
VSA
PWR
AE38
VSA
PWR
AE39
PE1A_TX_DP[0]
PCIEX3
AE4
TXT_AGENT
AE40
PE1A_TX_DN[0]
AE41
VSA
PWR
AE42
VSA
PWR
I/O
O
CMOS
I
PCIEX3
O
AE43
VSA
PWR
AE5
DDR2_DQ[59]
SSTL
I/O
AE6
DDR2_DQ[58]
SSTL
I/O
AE7
RSVD
AE8
DDR1_DQ[51]
SSTL
I/O
AE9
DDR1_DQ[50]
SSTL
I/O
Processor Land Listing
Table 8-2.
Land
Number
AF1
Land Number (Sheet 5 of 37)
Land Name
BMCINIT
Buffer
Type
Direction
CMOS
I
Table 8-2.
Land
Number
GND
Land Number (Sheet 6 of 37)
Land Name
Buffer
Type
Direction
PCIEX3
O
AG43
PE1B_TX_DP[5]
AG5
QPI1_DRX_DP[18]
Intel QPI
I
AG6
QPI1_DRX_DN[18]
Intel QPI
I
AG7
THERMTRIP_N
ODCMOS
O
AG8
RSVD
Intel QPI
I
AF10
VSS
AF11
RSVD
AF2
VSS
AF3
FRMAGENT
AF33
VSA
AG9
RSVD
AF34
DMI_RX_DP[3]
PCIEX
I
AH1
QPI1_DRX_DN[17]
AF35
DMI_RX_DN[3]
PCIEX
I
AH10
RSVD
AF36
VSA
AH11
RSVD
AF37
VSA
AH2
QPI1_DRX_DP[17]
Intel QPI
I
AF38
PE1A_TX_DN[2]
PCIEX3
O
AH3
EAR_N
ODCMOS
I/O
AF39
PE1A_TX_DP[2]
PCIEX3
O
AH33
VSS
AF4
BIST_ENABLE
CMOS
I
AH34
DMI_RX_DP[1]
PCIEX
I
AF40
VSS
AH35
DMI_RX_DN[1]
PCIEX
I
AF41
PE1B_TX_DN[4]
PCIEX3
O
AH36
VSS
GND
AF42
PE1B_TX_DP[4]
PCIEX3
O
AH37
VSA
PWR
AF43
VSS
GND
AH38
PE3A_TX_DN[0]
AF5
VSS
GND
AH39
PE3A_TX_DP[0]
AF6
VSS
GND
AH4
QPI1_DRX_DP[16]
AF7
RSVD
AH40
VSS
AF8
VSS
GND
AH41
PE1B_TX_DN[6]
PCIEX3
O
PCIEX3
O
GND
CMOS
I
PWR
PWR
PWR
GND
AF9
VTTD
PWR
AH42
PE1B_TX_DP[6]
AG1
VSS
GND
AH43
VSS
AG10
RSVD
AH5
QPI1_DRX_DN[16]
AG11
RSVD
AH6
VSS
GND
PCIEX3
O
PCIEX3
O
Intel QPI
I
GND
GND
Intel QPI
I
GND
AG2
QPI1_DRX_DN[19]
Intel QPI
I
AH7
PROCHOT_N
AG3
QPI1_DRX_DP[19]
Intel QPI
I
AH8
RSVD
AG33
DMI_RX_DP[2]
PCIEX
I
AH9
RSVD
AG34
DMI_RX_DN[2]
PCIEX
I
AJ1
VSS
AG35
VSS
AJ10
RSVD
AG36
PE1A_TX_DP[1]
PCIEX3
O
AJ11
VSS
AG37
PE1A_TX_DN[1]
PCIEX3
O
AJ2
QPI1_DRX_DN[15]
Intel QPI
I
AG38
VSS
AJ3
QPI1_DRX_DP[15]
Intel QPI
I
AJ33
DMI_RX_DP[0]
PCIEX
I
AJ34
DMI_RX_DN[0]
PCIEX
I
AJ35
VSS
AJ36
DMI_TX_DN[3]
PCIEX
O
AJ37
DMI_TX_DP[3]
PCIEX
O
AG39
PE1A_TX_DN[3]
AG4
VSS
AG40
PE1A_TX_DP[3]
AG41
VSA
AG42
PE1B_TX_DN[5]
GND
GND
PCIEX3
O
GND
PCIEX3
O
PWR
PCIEX3
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
O
177
ODCMOS
I/O
GND
GND
GND
Processor Land Listing
Table 8-2.
Land
Number
AJ38
Land Number (Sheet 7 of 37)
Land Name
VSS
Buffer
Type
Table 8-2.
Land
Number
Direction
AK33
GND
PCIEX3
O
Land Number (Sheet 8 of 37)
Land Name
Buffer
Type
VSS_VTTD_SENSE
Direction
O
AK34
VTTD_SENSE
AK35
DMI_TX_DN[2]
PCIEX
O
O
AK36
DMI_TX_DP[2]
PCIEX
O
AK37
VSS
AJ39
PE3A_TX_DN[1]
AJ4
VSS
AJ40
PE3A_TX_DP[1]
AJ41
VSA
AJ42
PE1B_TX_DN[7]
PCIEX3
O
AK38
PE3A_TX_DN[2]
PCIEX3
O
AJ43
PE1B_TX_DP[7]
PCIEX3
O
AK39
PE3A_TX_DP[2]
PCIEX3
O
AJ5
QPI1_DRX_DP[14]
Intel QPI
I
AK4
QPI1_DRX_DP[12]
Intel QPI
I
AJ6
QPI1_DRX_DN[14]
Intel QPI
I
AK40
VSS
AJ7
VTTD
AJ8
RSVD
AJ9
VSS
AK1
QPI1_DRX_DN[13]
AK10
RSVD
AK6
PWRGOOD
CMOS
I
AK11
RSVD
AK7
SVIDDATA
ODCMOS
I/O
AK12
TDO
AK13
QPI_RBIAS
AK14
VSS
AK15
VCC
AK16
GND
PCIEX3
O
PWR
PWR
GND
Intel QPI
I
GND
GND
AK41
PE3C_TX_DN[8]
PCIEX3
O
AK42
PE3C_TX_DP[8]
PCIEX3
O
AK43
VSS
AK5
QPI1_DRX_DN[12]
GND
Intel QPI
I
ODCMOS
O
AK8
RSVD
Analog
I/O
AK9
RSVD
GND
AL1
VSS
PWR
AL10
BPM_N[0]
ODCMOS
I/O
VCC
PWR
AL11
BPM_N[1]
ODCMOS
I/O
AK17
VSS
GND
AL12
TRST_N
CMOS
I
AK18
VCC
PWR
AL13
QPI_RBIAS_SENSE
Analog
I
AK19
VCC
PWR
AL14
VSS
GND
AK2
QPI1_DRX_DP[13]
AL15
VCC
PWR
AK20
VSS
GND
AL16
VCC
PWR
AK21
VCC
PWR
AL17
VSS
GND
AK22
VCC
PWR
AL18
VCC
PWR
AK23
VSS
GND
AL19
VCC
PWR
AK24
VCC
PWR
AL2
QPI1_DRX_DN[11]
Intel QPI
I
GND
Intel QPI
AK25
VCC
PWR
AL20
VSS
GND
AK26
VSS
GND
AL21
VCC
PWR
AK27
VCC
PWR
AL22
VCC
PWR
AK28
VCC
PWR
AL23
VSS
GND
AK29
VSS
GND
AL24
VCC
PWR
AK3
VTTD
PWR
AL25
VCC
PWR
AK30
VTTD
PWR
AL26
VSS
GND
AK31
VSS
GND
AL27
VCC
PWR
AK32
TEST4
AL28
VCC
PWR
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
I
178
I
Processor Land Listing
Table 8-2.
Land
Number
AL29
Land Number (Sheet 9 of 37)
Land Name
VSS
Buffer
Type
Table 8-2.
Land
Number
Direction
AM24
GND
Land Number (Sheet 10 of 37)
Land Name
VCC
Buffer
Type
PWR
AM25
VCC
PWR
AM26
VSS
GND
I/O
AM27
VCC
PWR
PCIEX3
I
AM28
VCC
PWR
ERROR_N[2]
ODCMOS
O
AM29
VSS
ERROR_N[0]
ODCMOS
O
AM3
CPU_ONLY_RESET
AM30
BCLK1_DN
O
AM31
SKTOCC_N
O
AM32
PE_VREF_CAP
AM33
VSS
AM34
ERROR_N[1]
AM35
AL3
QPI1_DRX_DP[11]
AL30
RSVD
Intel QPI
AL31
PE_RBIAS
PCIEX3
AL32
PE_RBIAS_SENSE
AL33
AL34
AL35
VSS
AL36
DMI_TX_DN[1]
PCIEX
AL37
DMI_TX_DP[1]
PCIEX
AL38
VSA
AL39
PE3A_TX_DN[3]
AL4
VSS
I
GND
PWR
PCIEX3
O
GND
PCIEX3
O
Direction
GND
ODCMOS
I/O
CMOS
I
O
PCIEX3
I/O
GND
ODCMOS
O
DMI_TX_DN[0]
PCIEX
O
AM36
DMI_TX_DP[0]
PCIEX
O
AM37
VSA
AL40
PE3A_TX_DP[3]
AL41
VSA
AL42
PE3C_TX_DN[9]
PCIEX3
O
AM38
PE3B_TX_DN[4]
PCIEX3
O
AL43
PE3C_TX_DP[9]
PCIEX3
O
AM39
PE3B_TX_DP[4]
PCIEX3
O
AL5
QPI1_CLKRX_DN
Intel QPI
I
AM4
QPI1_DRX_DP[10]
Intel QPI
I
AL6
QPI1_CLKRX_DP
Intel QPI
I
AM40
VSS
AL7
SVIDALERT_N
CMOS
I
AM41
PE3C_TX_DN[10]
PCIEX3
O
AL8
VSS
AM42
PE3C_TX_DP[10]
PCIEX3
O
AL9
RSVD
AM1
QPI1_DRX_DN[09]
AM10
VSS
AM11
BPM_N[7]
AM12
TDI
AM13
QPI_VREF_CAP
AM14
RSVD
AM15
VCC
PWR
GND
PWR
GND
AM43
VSS
AM5
QPI1_DRX_DN[10]
AM6
VSS
I/O
AM7
SVIDCLK
CMOS
I
AM8
RSVD
Intel QPI
I/O
AM9
RSVD
AN1
VSS
PWR
AN10
BPM_N[6]
ODCMOS
I/O
ODCMOS
I/O
Intel QPI
I
GND
ODCMOS
GND
Intel QPI
GND
ODCMOS
VCC
PWR
AN11
BPM_N[3]
AM17
VSS
GND
AN12
VSS
GND
AM18
VCC
PWR
AN13
VSS
GND
AM19
VCC
PWR
AN14
RSVD
AM2
QPI1_DRX_DP[09]
AN15
VCC
PWR
AM20
VSS
GND
AN16
VCC
PWR
AM21
VCC
PWR
AN17
VSS
GND
AM22
VCC
PWR
AN18
VCC
PWR
AM23
VSS
GND
AN19
VCC
PWR
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
I
179
O
GND
AM16
Intel QPI
I
Processor Land Listing
Table 8-2.
Land Number (Sheet 11 of 37)
Land
Number
Land Name
Buffer
Type
Direction
Intel QPI
I
Table 8-2.
Land Number (Sheet 12 of 37)
Land
Number
AP15
Land Name
VCC
Buffer
Type
PWR
AN2
QPI1_DRX_DN[07]
AN20
VSS
GND
AP16
VCC
PWR
AN21
VCC
PWR
AP17
VSS
GND
AN22
VCC
PWR
AP18
VCC
PWR
AN23
VSS
GND
AP19
VCC
PWR
AN24
VCC
PWR
AP2
QPI1_DRX_DP[05]
AN25
VCC
PWR
AP20
VSS
GND
AN26
VSS
GND
AP21
VCC
PWR
AN27
VCC
PWR
AP22
VCC
PWR
Intel QPI
AN28
VCC
PWR
AP23
VSS
GND
AN29
VSS
GND
AP24
VCC
PWR
AN3
QPI1_DRX_DP[07]
AN30
BCLK1_DP
AN31
VSS
AN32
RSVD
AN33
Intel QPI
I
AP25
VCC
PWR
CMOS
I
AP26
VSS
GND
AP27
VCC
PWR
AP28
VCC
PWR
RSVD
AP29
VSS
GND
AN34
RSVD
AP3
VTTD
PWR
AN35
VTTA
AP30
PEHPSDA
AN36
RSVD
AP31
RSVD
AN37
PECI
PECI
AP32
RSVD
AN38
VSS
GND
AP33
VTTA
PWR
AP34
VTTA
PWR
AP35
VTTA
PWR
AP36
RSVD
AP37
RSVD
AN39
PE3B_TX_DN[5]
AN4
VSS
AN40
PE3B_TX_DP[5]
AN41
VSA
GND
PWR
PCIEX3
I/O
O
GND
PCIEX3
O
PWR
Direction
ODCMOS
I
I/O
AN42
PE3C_TX_DN[11]
PCIEX3
O
AP38
PE3B_TX_DN[6]
PCIEX3
O
AN43
PE3C_TX_DP[11]
PCIEX3
O
AP39
PE3B_TX_DP[6]
PCIEX3
O
AN5
QPI1_DRX_DP[08]
Intel QPI
I
AP4
QPI1_DRX_DN[04]
Intel QPI
I
AN6
QPI1_DRX_DN[08]
Intel QPI
I
AP40
VSS
AN7
VTTD
AP41
PE3D_TX_DN[12]
PCIEX3
O
AN8
TXT_PLTEN
CMOS
I
AP42
PE3D_TX_DP[12]
PCIEX3
O
AN9
BPM_N[2]
ODCMOS
I/O
AP43
VSS
AP1
QPI1_DRX_DN[05]
Intel QPI
I
AP5
QPI1_DRX_DP[04]
AP10
BPM_N[4]
ODCMOS
I/O
AP6
VSS
AP11
BPM_N[5]
ODCMOS
I/O
AP7
QPI1_DRX_DP[06]
Intel QPI
I
AP12
TMS
CMOS
I
AP8
QPI1_DRX_DN[06]
Intel QPI
I
AP13
BCLK0_DN
CMOS
I
AP9
VSS
GND
AP14
VSS
AR1
VSS
GND
PWR
GND
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
180
GND
GND
Intel QPI
I
GND
Processor Land Listing
Table 8-2.
Land Number (Sheet 13 of 37)
Table 8-2.
Land Number (Sheet 14 of 37)
Buffer
Type
Direction
PREQ_N
CMOS
I/O
AR6
QPI1_DRX_DP[02]
AR11
PRDY_N
CMOS
O
AR7
RSVD
AR12
TCK
CMOS
I
AR8
RSVD
AR13
BCLK0_DP
CMOS
I
AR9
RSVD
AR14
VSS
GND
AT1
AR15
VCC
PWR
AR16
VCC
PWR
AR17
VSS
AR18
VCC
AR19
VCC
AR2
QPI1_DRX_DN[03]
AR20
VSS
AR21
VCC
Land
Number
AR10
Land Name
Buffer
Type
Direction
Intel QPI
I
QPI1_DRX_DN[01]
Intel QPI
I
AT10
QPI1_DTX_DN[08]
Intel QPI
O
AT11
VSS
GND
AT12
QPI1_DTX_DN[04]
PWR
AT13
VSS
AT14
RSVD
AT15
VCC
PWR
GND
AT16
VCC
PWR
PWR
AT17
VSS
GND
Land
Number
PWR
Intel QPI
I
Land Name
GND
Intel QPI
GND
AR22
VCC
PWR
AT18
VCC
PWR
AR23
VSS
GND
AT19
VCC
PWR
AR24
VCC
PWR
AT2
QPI1_DRX_DP[01]
AR25
VCC
PWR
AT20
VSS
GND
AR26
VSS
GND
AT21
VCC
PWR
AR27
VCC
PWR
AT22
VCC
PWR
AR28
VCC
PWR
AT23
VSS
GND
AR29
VSS
GND
AT24
VCC
PWR
Intel QPI
AR3
QPI1_DRX_DP[03]
Intel QPI
I
AT25
VCC
PWR
AR30
PEHPSCL
ODCMOS
I/O
AT26
VSS
GND
AR31
RSVD
AT27
VCC
PWR
AR32
VSS
AT28
VCC
PWR
AR33
PE3A_RX_DP[3]
AR34
VSS
AR35
PE3A_RX_DP[1]
AR36
VCCPLL
AR37
PE1A_RX_DP[3]
AR38
VSS
AR39
PE3B_TX_DN[7]
AR4
VSS
GND
PCIEX3
I
GND
PCIEX3
I
PWR
PCIEX3
I
GND
PCIEX3
O
GND
PCIEX3
O
AT29
VSS
AT3
PMSYNC
AT30
PE3B_RX_DP[6]
AT31
VSS
I
PCIEX3
I
GND
PE3B_RX_DP[4]
PCIEX3
I
PE3A_RX_DN[3]
PCIEX3
I
AT34
PE3A_RX_DP[2]
PCIEX3
I
AT35
PE3A_RX_DN[1]
PCIEX3
I
AT36
PE3A_RX_DP[0]
PCIEX3
I
AT37
PE1A_RX_DN[3]
PCIEX3
I
PCIEX3
I
Intel QPI
I
PE3B_TX_DP[7]
VSA
AR42
PE3D_TX_DN[13]
PCIEX3
O
AT38
PE1A_RX_DP[2]
AR43
PE3D_TX_DP[13]
PCIEX3
O
AT39
RSVD
AR5
QPI1_DRX_DN[02]
Intel QPI
I
AT4
QPI1_DRX_DN[00]
181
GND
CMOS
AT33
AR41
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
I
AT32
AR40
PWR
O
Processor Land Listing
Table 8-2.
Land Number (Sheet 15 of 37)
Land
Number
AT40
Land Name
VSA
Buffer
Type
Table 8-2.
Land
Number
Direction
PWR
Land Number (Sheet 16 of 37)
Land Name
AU36
PE3A_RX_DN[0]
Buffer
Type
Direction
PCIEX3
I
AT41
PE3D_TX_DN[14]
PCIEX3
O
AU37
VSS
AT42
PE3D_TX_DP[14]
PCIEX3
O
AU38
PE1A_RX_DN[2]
PCIEX3
I
AT43
VSS
AU39
PE1A_RX_DP[1]
PCIEX3
I
AT5
QPI1_DRX_DP[00]
Intel QPI
I
AU4
RSVD
AT6
CAT_ERR_N
ODCMOS
I/O
AU40
SAFE_MODE_BOOT
CMOS
I
AT7
VTTA
AU41
VSS
AT8
QPI1_DTX_DN[12]
AU42
PE3D_TX_DN[15]
PCIEX3
O
AT9
VSS
AU43
PE3D_TX_DP[15]
PCIEX3
O
AU1
VSS
AU5
VSS
AU10
QPI1_DTX_DP[08]
Intel QPI
O
AU6
RSVD
AU11
QPI1_DTX_DN[06]
Intel QPI
O
AU7
QPI1_DTX_DN[14]
Intel QPI
O
AU12
QPI1_DTX_DP[04]
Intel QPI
O
AU8
QPI1_DTX_DP[12]
Intel QPI
O
AU13
QPI1_DTX_DN[02]
Intel QPI
O
AU9
QPI1_DTX_DN[10]
Intel QPI
O
AU14
RSVD
AV1
QPI1_DTX_DN[19]
Intel QPI
O
AU15
VCC
PWR
AV10
VSS
AU16
VCC
PWR
AV11
QPI1_DTX_DP[06]
AU17
VSS
GND
AV12
VSS
AU18
VCC
PWR
AV13
QPI1_DTX_DP[02]
AU19
VCC
PWR
AV14
VSS
GND
AU2
RESET_N
AV15
VCC
PWR
AU20
VSS
GND
AV16
VCC
PWR
AU21
VCC
PWR
AV17
VSS
GND
AU22
VCC
PWR
AV18
VCC
PWR
AU23
VSS
GND
AV19
VCC
PWR
AU24
VCC
PWR
AV2
QPI1_DTX_DP[19]
AU25
VCC
PWR
AV20
VSS
GND
AU26
VSS
GND
AV21
VCC
PWR
AU27
VCC
PWR
AV22
VCC
PWR
AU28
VCC
AV23
VSS
GND
AU29
PE3B_RX_DP[7]
AV24
VCC
PWR
AU3
RSVD
AV25
VCC
PWR
AU30
PE3B_RX_DN[6]
AU31
AU32
AU33
VSS
AU34
PE3A_RX_DN[2]
AU35
VSS
GND
PWR
Intel QPI
O
GND
GND
CMOS
I
PWR
PCIEX3
I
GND
GND
GND
GND
Intel QPI
GND
Intel QPI
Intel QPI
PCIEX3
I
AV26
VSS
GND
PE3B_RX_DP[5]
PCIEX3
I
AV27
VCC
PWR
PE3B_RX_DN[4]
PCIEX3
I
AV28
VCC
PWR
AV29
PE3B_RX_DN[7]
AV3
VSS
GND
AV30
VTTD
PWR
GND
PCIEX3
I
GND
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
182
O
PCIEX3
O
O
I
Processor Land Listing
Table 8-2.
Land Number (Sheet 17 of 37)
Land
Number
Land Name
AV31
PE3B_RX_DN[5]
AV32
VTTD
AV33
PE3C_RX_DP[11]
AV34
VTTA
AV35
PE3C_RX_DP[9]
AV36
VCCPLL
AV37
PE1B_RX_DP[7]
AV38
RSVD
AV39
PE1A_RX_DN[1]
AV4
QPI1_DTX_DN[18]
AV40
VSA
AV41
PE1A_RX_DP[0]
AV42
RSVD
AV43
VSA
AV5
QPI1_DTX_DP[18]
AV6
VSS
AV7
QPI1_DTX_DP[14]
AV8
VSS
AV9
QPI1_DTX_DP[10]
AW1
VSS
AW10
QPI1_DTX_DN[07]
AW11
SOCKET_ID[0]
AW12
QPI1_DTX_DN[03]
Buffer
Type
Direction
PCIEX3
I
Table 8-2.
Land
Number
PWR
PCIEX3
I
PWR
PCIEX3
I
PWR
PCIEX3
Land Number (Sheet 18 of 37)
I
Land Name
Buffer
Type
Direction
AW27
VCC
PWR
AW28
VCC
PWR
AW29
VSS
GND
AW3
QPI1_DTX_DP[17]
Intel QPI
O
AW30
PE3D_RX_DP[14]
PCIEX3
I
AW31
VSS
AW32
PE3D_RX_DP[12]
PCIEX3
I
AW33
PE3C_RX_DN[11]
PCIEX3
I
PE3C_RX_DP[10]
PCIEX3
I
GND
PCIEX3
I
AW34
Intel QPI
O
AW35
PE3C_RX_DN[9]
PCIEX3
I
AW36
PE3C_RX_DP[8]
PCIEX3
I
AW37
PE1B_RX_DN[7]
PCIEX3
I
AW38
PE1B_RX_DP[6]
PCIEX3
I
PWR
PCIEX3
I
PWR
Intel QPI
O
GND
Intel QPI
O
GND
Intel QPI
O
GND
AW39
VSS
GND
AW4
VSS
GND
AW40
PE1B_RX_DP[4]
PCIEX3
I
AW41
PE1A_RX_DN[0]
PCIEX3
I
AW42
VSS
AW5
QPI1_DTX_DN[16]
Intel QPI
GND
O
AW6
QPI1_DTX_DP[16]
Intel QPI
O
O
AW7
VTTA
CMOS
I
AW8
QPI1_DTX_DN[09]
Intel QPI
O
AW9
VTTA
AY10
QPI1_DTX_DP[07]
Intel QPI
O
AY11
QPI1_DTX_DN[05]
Intel QPI
O
Intel QPI
PWR
Intel QPI
O
PWR
AW13
RSVD
AW14
QPI1_DTX_DN[00]
AW15
VCC
PWR
AY12
QPI1_DTX_DP[03]
Intel QPI
O
AW16
VCC
PWR
AY13
QPI1_DTX_DN[01]
Intel QPI
O
AW17
VSS
GND
AY14
QPI1_DTX_DP[00]
Intel QPI
O
AW18
VCC
PWR
AY15
VCC
PWR
AY16
VCC
PWR
AY17
VSS
GND
Intel QPI
O
AW19
VCC
AW2
QPI1_DTX_DN[17]
PWR
AW20
VSS
GND
AY18
VCC
PWR
AW21
VCC
PWR
AY19
VCC
PWR
Intel QPI
O
AW22
VCC
PWR
AY2
VTTA
PWR
AW23
VSS
GND
AY20
VSS
GND
AW24
VCC
PWR
AY24
VCC
PWR
AW25
VCC
PWR
AY25
VCC
PWR
AW26
VSS
GND
AY26
VSS
GND
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
183
Processor Land Listing
Table 8-2.
Land
Number
Land Number (Sheet 19 of 37)
Land Name
AY27
VCC
AY28
VCC
AY29
PE3D_RX_DP[15]
AY3
Buffer
Type
Table 8-2.
Land
Number
Direction
PWR
Land Number (Sheet 20 of 37)
Land Name
Buffer
Type
B27
VSS
GND
Direction
B28
DDR3_CKE[0]
SSTL
O
PCIEX3
I
B29
DDR3_CKE[1]
SSTL
O
QPI1_DTX_DN[15]
Intel QPI
O
B3
VSS
GND
AY30
PE3D_RX_DN[14]
PCIEX3
I
B30
DDR3_ECC[2]
SSTL
AY31
PE3D_RX_DP[13]
PCIEX3
I
B31
DDR3_ECC[6]
SSTL
I/O
AY32
PE3D_RX_DN[12]
PCIEX3
I
B32
DDR3_DQS_DN[08]
SSTL
I/O
AY33
VSS
B33
DDR3_DQS_DN[17]
SSTL
I/O
AY34
PE3C_RX_DN[10]
B34
DDR3_DQS_DP[17]
SSTL
I/O
AY35
VSS
B35
DDR3_ECC[5]
SSTL
I/O
AY36
PE3C_RX_DN[8]
B36
VSS
GND
AY37
VSS
B37
DDR2_DQ[31]
SSTL
I/O
AY38
PE1B_RX_DN[6]
I
B38
DDR2_DQS_DP[03]
SSTL
I/O
PWR
GND
PCIEX3
I
GND
PCIEX3
I
GND
PCIEX3
I/O
PCIEX3
I
B39
DDR2_DQS_DP[12]
SSTL
I/O
Intel QPI
O
B4
DDR3_DQ[35]
SSTL
I/O
PCIEX3
I
B40
VSS
GND
B41
DDR3_DQ[27]
SSTL
PWR
B42
VSS
GND
GND
B5
DDR3_DQ[34]
SSTL
I/O
B6
DDR3_DQ[39]
SSTL
I/O
O
B7
DDR3_DQS_DP[04]
SSTL
I/O
Intel QPI
O
B8
DDR3_DQS_DN[13]
SSTL
I/O
Intel QPI
O
B9
DDR3_DQ[33]
SSTL
I/O
DDR3_DQ[37]
SSTL
I/O
BA10
VSS
GND
DDR3_CS_N[2]
SSTL
O
BA11
QPI1_DTX_DP[05]
AY39
PE1B_RX_DP[5]
AY4
QPI1_DTX_DP[15]
AY40
PE1B_RX_DN[4]
AY41
RSVD
AY42
VSA
AY5
VSS
AY6
RSVD
AY7
QPI1_DTX_DN[11]
Intel QPI
AY8
QPI1_DTX_DP[09]
AY9
QPI1_CLKTX_DN
B10
B11
Intel QPI
B12
VSS
GND
BA12
VSS
B13
DDR3_CS_N[1]
SSTL
O
BA13
QPI1_DTX_DP[01]
B14
DDR3_CS_N[5]
SSTL
O
BA14
VSS
GND
B15
DDR3_CAS_N
SSTL
O
BA15
VCC
PWR
B16
DDR3_BA[0]
SSTL
O
BA16
VCC
PWR
B17
VSS
GND
BA17
VSS
GND
B18
DDR3_CLK_DP[2]
SSTL
O
BA18
VCC
PWR
B19
DDR3_CLK_DN[0]
SSTL
O
BA19
VCC
PWR
RSVD
BA20
VSS
GND
B20
DDR3_CLK_DP[1]
SSTL
O
BA24
VCC
PWR
B24
DDR3_MA[08]
SSTL
O
BA25
VCC
PWR
B25
DDR3_MA[09]
SSTL
O
BA26
VSS
GND
B26
DDR3_MA[12]
SSTL
O
BA27
VCC
PWR
184
O
GND
Intel QPI
B2
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
I/O
O
Processor Land Listing
Table 8-2.
Land
Number
BA28
Land Number (Sheet 21 of 37)
Land Name
VCC
Buffer
Type
Table 8-2.
Land
Number
Direction
C31
PWR
Land Number (Sheet 22 of 37)
Land Name
VSS
Buffer
Type
Direction
GND
BA29
PE3D_RX_DN[15]
C32
VSS
GND
BA3
VSS
GND
C33
DDR3_ECC[1]
SSTL
I/O
BA30
VTTD
PWR
C34
DDR3_ECC[0]
SSTL
I/O
BA31
PE3D_RX_DN[13]
C35
DDR3_ECC[4]
SSTL
I/O
BA32
VSS
BA38
RSVD
BA39
PE1B_RX_DN[5]
BA4
QPI1_DTX_DN[13]
BA40
VSS
BA5
QPI1_DTX_DP[13]
BA6
RSVD
BA7
QPI1_DTX_DP[11]
PCIEX3
PCIEX3
I
I
GND
C36
VSS
GND
C37
DDR2_DQ[26]
SSTL
I/O
PCIEX3
I
C38
DDR2_DQS_DN[03]
SSTL
I/O
Intel QPI
O
C39
DDR2_DQ[25]
SSTL
I/O
C4
TEST1
C40
VSS
GND
C41
DDR3_DQ[26]
SSTL
I/O
C42
DDR3_DQ[30]
SSTL
I/O
GND
Intel QPI
Intel QPI
O
O
O
C43
VSS
GND
C5
VSS
GND
C6
VSS
GND
O
C7
VSS
GND
SSTL
O
C8
VSS
GND
SSTL
O
C9
VSS
GND
DDR3_ODT[2]
SSTL
O
D1
VSS
GND
VSS
GND
D10
DDR2_DQ[36]
SSTL
I/O
BA8
VSS
BA9
QPI1_CLKTX_DP
GND
C10
VSS
GND
C11
DDR3_CS_N[6]
SSTL
C12
DDR3_ODT[1]
C13
DDR3_ODT[3]
C14
C15
Intel QPI
O
C16
DDR3_WE_N
SSTL
O
D11
DDR3_CS_N[3]
SSTL
O
C17
DDR3_MA[00]
SSTL
O
D12
DDR3_CS_N[7]
SSTL
O
C18
DDR3_MA_PAR
SSTL
O
D13
VSS
GND
C19
DDR3_CLK_DP[0]
SSTL
O
D14
DDR3_MA[13]
SSTL
O
C2
VSS
GND
D15
DDR3_ODT[0]
SSTL
O
C20
DDR3_CLK_DP[3]
SSTL
O
D16
DDR3_CS_N[0]
SSTL
O
C21
DDR3_CLK_DN[3]
SSTL
O
D17
DDR3_BA[1]
SSTL
O
C22
DDR3_MA[03]
SSTL
O
D18
VSS
GND
C23
DDR3_MA[06]
SSTL
O
D19
DDR2_MA[00]
SSTL
O
C24
DDR3_MA[05]
SSTL
O
D2
DDR3_DQ[41]
SSTL
I/O
C25
VSS
GND
D20
VSS
GND
C26
DDR3_MA[14]
SSTL
O
D21
DDR3_MA[01]
SSTL
O
C27
DDR3_BA[2]
SSTL
O
D22
DDR3_MA[02]
SSTL
O
C28
DDR3_CKE[3]
SSTL
O
D23
DDR3_MA[04]
SSTL
O
C29
DDR_RESET_C23_N
CMOS_1.5
V
O
D24
DDR2_MA[08]
SSTL
O
C3
DDR3_DQ[44]
SSTL
I/O
D25
DDR3_MA[07]
SSTL
O
C30
VSS
GND
D26
DDR2_MA[14]
SSTL
O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
185
Processor Land Listing
Table 8-2.
Land
Number
D27
Land Number (Sheet 23 of 37)
Land Name
DDR2_CKE[0]
Table 8-2.
Land Number (Sheet 24 of 37)
Buffer
Type
Direction
SSTL
O
E22
DDR2_MA[01]
Land
Number
Land Name
Buffer
Type
Direction
SSTL
O
D28
DDR2_CKE[3]
SSTL
O
E23
VSS
GND
D29
DDR2_ECC[3]
SSTL
I/O
E24
DDR2_MA[06]
SSTL
O
D3
DDR3_DQ[45]
SSTL
I/O
E25
DDR2_MA[11]
SSTL
O
D30
DDR2_ECC[7]
SSTL
I/O
E26
VCCD
PWR
D31
DDR2_DQS_DP[08]
SSTL
I/O
E27
DDR2_CKE[2]
SSTL
O
D32
DDR2_DQS_DN[17]
SSTL
I/O
E28
DDR2_CKE[1]
SSTL
O
D33
VSS
GND
E29
DDR2_ECC[2]
SSTL
I/O
D34
VSS
GND
E3
DDR3_DQ[40]
SSTL
I/O
D35
VSS
GND
E30
DDR2_ECC[6]
SSTL
I/O
D36
VSS
GND
E31
DDR2_DQS_DN[08]
SSTL
I/O
D37
DDR2_DQ[30]
SSTL
E32
DDR2_DQS_DP[17]
SSTL
I/O
D38
VSS
GND
E33
DDR2_ECC[0]
SSTL
I/O
D39
DDR2_DQ[24]
SSTL
E34
DDR2_ECC[5]
SSTL
I/O
D4
VSS
GND
E35
DDR2_ECC[4]
SSTL
I/O
D40
VSS
GND
E36
DDR23_RCOMP[1]
Analog
I
D41
DDR3_DQ[31]
SSTL
I/O
E37
DDR2_DQ[27]
SSTL
I/O
I/O
I/O
D42
DDR3_DQS_DP[03]
SSTL
I/O
E38
DDR2_DQ[28]
SSTL
I/O
D43
DDR3_DQS_DN[03]
SSTL
I/O
E39
DDR2_DQ[29]
SSTL
I/O
D5
DDR2_DQ[35]
SSTL
I/O
E4
VSS
GND
D6
DDR2_DQ[38]
SSTL
I/O
E40
VSS
GND
D7
DDR2_DQS_DN[04]
SSTL
I/O
E41
DDR3_DQ[25]
SSTL
I/O
D8
DDR2_DQS_DP[13]
SSTL
I/O
E42
DDR3_DQS_DN[12]
SSTL
I/O
D9
DDR2_DQ[32]
SSTL
I/O
E43
DDR3_DQS_DP[12]
SSTL
I/O
E1
DDR3_DQS_DN[14]
SSTL
I/O
E5
DDR2_DQ[34]
SSTL
I/O
E10
DDR2_DQ[37]
SSTL
I/O
E6
DDR2_DQ[39]
SSTL
I/O
E11
VSS
GND
E7
DDR2_DQS_DP[04]
SSTL
I/O
E12
DDR2_ODT[3]
SSTL
O
E8
DDR2_DQS_DN[13]
SSTL
I/O
E13
DDR2_MA[13]
SSTL
O
E9
DDR2_DQ[33]
SSTL
I/O
E14
DDR2_CS_N[5]
SSTL
O
F1
DDR3_DQS_DP[05]
SSTL
I/O
E15
DDR2_CS_N[4]
SSTL
O
F10
VSS
GND
E16
VSS
GND
F11
DDR2_CS_N[2]
SSTL
O
E17
DDR2_BA[0]
SSTL
O
F12
DDR2_ODT[1]
SSTL
O
E18
DDR2_MA_PAR
SSTL
O
F13
DDR2_CAS_N
SSTL
O
E19
DDR2_CLK_DN[0]
SSTL
O
F14
VCCD
PWR
E2
DDR3_DQS_DP[14]
SSTL
I/O
F15
DDR2_WE_N
SSTL
O
E20
DDR2_CLK_DP[0]
SSTL
O
F16
DDR2_ODT[0]
SSTL
O
E21
VCCD
PWR
F17
DDR2_RAS_N
SSTL
O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
186
Processor Land Listing
Table 8-2.
Land
Number
Land Number (Sheet 25 of 37)
Land Name
Buffer
Type
Direction
SSTL
O
Table 8-2.
Land
Number
G13
Land Number (Sheet 26 of 37)
Land Name
DDR1_ODT[3]
Buffer
Type
Direction
SSTL
O
F18
DDR2_MA[10]
F19
VCCD
PWR
G14
DDR2_CS_N[1]
SSTL
O
F2
DDR3_DQS_DN[05]
SSTL
I/O
G15
DDR1_ODT[0]
SSTL
O
F20
DDR2_CLK_DP[2]
SSTL
O
G16
DDR2_CS_N[0]
SSTL
O
F21
DDR2_CLK_DN[3]
SSTL
O
G17
VCCD
PWR
F22
DDR2_CLK_DP[3]
SSTL
O
G18
DDR2_BA[1]
SSTL
O
F23
DDR2_MA[04]
SSTL
O
G19
DDR1_CLK_DN[1]
SSTL
O
F24
VCCD
PWR
G2
DDR3_DQ[43]
SSTL
I/O
F25
DDR2_MA[12]
SSTL
O
G20
DDR2_CLK_DN[2]
SSTL
O
F26
DDR2_BA[2]
SSTL
O
G21
DDR2_CLK_DP[1]
SSTL
O
F27
VSS
GND
G22
VCCD
PWR
F28
VSS
GND
G23
DDR2_MA[03]
SSTL
O
F29
VSS
GND
G24
DDR2_MA[07]
SSTL
O
F3
DDR3_DQ[46]
SSTL
G25
DDR2_PAR_ERR_N
SSTL
I
F30
VSS
GND
G26
DDR2_MA[15]
SSTL
O
F31
VSS
GND
G27
DDR1_ECC[3]
SSTL
I/O
F32
VSS
GND
G28
DDR1_ECC[7]
SSTL
I/O
I/O
G29
DDR1_DQS_DP[08]
SSTL
I/O
G3
DDR3_DQ[47]
SSTL
I/O
GND
G30
DDR1_DQS_DN[17]
SSTL
I/O
VSS
GND
G31
DDR1_ECC[1]
SSTL
I/O
F37
VSS
GND
G32
DDR1_ECC[0]
SSTL
I/O
F38
VSS
GND
G33
VSS
GND
F39
VSS
GND
G34
VSS
GND
F4
VSS
GND
G35
VSS
GND
F40
VSS
GND
G36
DDR2_DQ[19]
SSTL
I/O
F41
DDR3_DQ[24]
SSTL
I/O
G37
DDR2_DQ[23]
SSTL
I/O
F42
DDR3_DQ[28]
SSTL
I/O
G38
DDR2_DQS_DP[02]
SSTL
I/O
F43
DDR3_DQ[29]
SSTL
I/O
G39
DDR2_DQS_DN[02]
SSTL
I/O
F5
VSS
GND
G4
VSS
GND
F6
VSS
GND
G40
TEST3
F7
VSS
GND
G41
VSS
GND
F8
VSS
GND
G42
VSS
GND
F9
VSS
GND
G43
VSS
GND
G1
DDR3_DQ[42]
SSTL
I/O
G5
DDR2_DQ[42]
SSTL
I/O
G10
DDR2_DQ[44]
SSTL
I/O
G6
DDR2_DQ[46]
SSTL
I/O
G11
DDR2_CS_N[6]
SSTL
O
G7
DDR2_DQS_DN[05]
SSTL
I/O
G12
VCCD
PWR
G8
DDR2_DQS_DP[14]
SSTL
I/O
F33
VSS
GND
F34
DDR2_ECC[1]
SSTL
F35
VSS
F36
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
I/O
187
O
Processor Land Listing
Table 8-2.
Land
Number
Land Number (Sheet 27 of 37)
Land Name
Buffer
Type
Direction
SSTL
I/O
Table 8-2.
Land
Number
Land Number (Sheet 28 of 37)
Land Name
Buffer
Type
Direction
H43
DDR3_DQ[18]
SSTL
I/O
H5
DDR2_DQ[43]
SSTL
I/O
H6
DDR2_DQ[47]
SSTL
I/O
O
H7
DDR2_DQS_DP[05]
SSTL
I/O
O
H8
DDR2_DQS_DN[14]
SSTL
I/O
G9
DDR2_DQ[40]
H1
VSS
GND
H10
DDR2_DQ[45]
SSTL
I/O
H11
DDR2_CS_N[7]
SSTL
H12
DDR2_ODT[2]
SSTL
H13
DDR1_ODT[1]
SSTL
O
H9
DDR2_DQ[41]
SSTL
I/O
H14
DDR1_CS_N[5]
SSTL
O
J1
DDR3_DQ[53]
SSTL
I/O
H15
VCCD
PWR
J10
VSS
GND
H16
DDR1_CLK_DN[2]
SSTL
O
J11
DDR2_CS_N[3]
SSTL
O
H17
DDR1_CLK_DN[0]
SSTL
O
J12
DDR1_CS_N[7]
SSTL
O
H18
DDR1_CLK_DN[3]
SSTL
O
J13
VCCD
PWR
H19
DDR1_CLK_DP[1]
SSTL
O
J14
DDR1_ODT[2]
SSTL
O
H2
VSS
GND
J15
DDR1_CS_N[0]
SSTL
O
H20
VCCD
PWR
J16
DDR1_CLK_DP[2]
SSTL
O
H21
DDR2_CLK_DN[1]
SSTL
O
J17
DDR1_CLK_DP[0]
SSTL
O
H22
DDR2_MA[02]
SSTL
O
J18
DDR1_CLK_DP[3]
SSTL
O
H23
DDR2_MA[05]
SSTL
O
J19
DDR1_MA_PAR
SSTL
O
H24
DDR2_MA[09]
SSTL
O
J2
DDR3_DQ[48]
SSTL
I/O
H25
VCCD
PWR
J20
DDR1_MA[12]
SSTL
O
H26
DDR1_CKE[3]
SSTL
O
J21
DDR1_PAR_ERR_N
SSTL
I
H27
DDR1_ECC[2]
SSTL
I/O
J22
DDR1_MA[14]
SSTL
O
H28
DDR1_ECC[6]
SSTL
I/O
J23
VSS
GND
H29
DDR1_DQS_DN[08]
SSTL
I/O
J24
DDR1_BA[2]
SSTL
O
H3
VSS
GND
J25
DDR1_CKE[2]
SSTL
O
H30
DDR1_DQS_DP[17]
SSTL
I/O
J26
DDR1_CKE[1]
SSTL
O
H31
DDR1_ECC[4]
SSTL
I/O
J27
VSS
GND
H32
DDR1_ECC[5]
SSTL
I/O
J28
VSS
GND
H33
DDR1_DQS_DN[02]
SSTL
I/O
J29
VSS
GND
H34
DDR1_DQS_DP[02]
SSTL
I/O
J3
DDR3_DQ[52]
SSTL
I/O
H35
DDR23_RCOMP[0]
Analog
I
J30
VSS
GND
H36
DDR2_DQ[18]
SSTL
I/O
J31
VSS
GND
H37
DDR2_DQ[22]
SSTL
I/O
J32
VSS
GND
H38
DDR2_DQS_DN[11]
SSTL
I/O
J33
DDR1_DQ[23]
SSTL
I/O
H39
DDR2_DQS_DP[11]
SSTL
I/O
J34
DDR1_DQ[22]
SSTL
I/O
H4
TEST0
O
J35
VSS
GND
H40
VSS
GND
J36
VSS
GND
H41
DDR3_DQ[19]
SSTL
I/O
J37
VSS
GND
H42
DDR3_DQ[23]
SSTL
I/O
J38
DDR2_DQ[16]
SSTL
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
188
I/O
Processor Land Listing
Table 8-2.
Land
Number
J39
Land Number (Sheet 29 of 37)
Land Name
DDR2_DQ[17]
Table 8-2.
Buffer
Type
Direction
SSTL
I/O
K34
Analog
I
Land Number (Sheet 30 of 37)
Buffer
Type
Direction
DDR1_DQS_DN[11]
SSTL
I/O
K35
DDR1_DQ[16]
SSTL
I/O
K36
DDR1_DQ[17]
SSTL
I/O
K37
VSS
GND
K38
DDR2_DQ[20]
SSTL
I/O
I/O
Land
Number
Land Name
J4
DDR1_RCOMP[0]
J40
VSS
GND
J41
DDR3_DQS_DP[02]
SSTL
J42
VSS
GND
J43
DDR3_DQ[22]
SSTL
K39
DDR2_DQ[21]
SSTL
J5
VSS
GND
K4
VSS
GND
J6
VSS
GND
K40
VSS
GND
J7
VSS
GND
K41
DDR3_DQS_DN[02]
SSTL
J8
VSS
GND
K42
DDR3_DQS_DP[11]
SSTL
I/O
J9
VSS
GND
K43
DDR3_DQS_DN[11]
SSTL
I/O
K1
DDR3_DQ[49]
SSTL
I/O
K5
DDR1_DQ[34]
SSTL
I/O
K10
DDR1_DQ[36]
SSTL
I/O
K6
DDR1_DQ[38]
SSTL
I/O
I/O
I/O
I/O
K11
VCCD
PWR
K7
DDR1_DQS_DN[04]
SSTL
I/O
K12
DDR1_CS_N[3]
SSTL
O
K8
DDR1_DQS_DP[13]
SSTL
I/O
K13
DDR1_CAS_N
SSTL
O
K9
DDR1_DQ[32]
SSTL
I/O
K14
DDR1_WE_N
SSTL
O
L1
DDR3_DQS_DN[06]
SSTL
I/O
K15
DDR1_CS_N[4]
SSTL
O
L10
DDR1_DQ[37]
SSTL
I/O
K16
VCCD
PWR
L11
DDR1_CS_N[2]
SSTL
O
K17
DDR1_RAS_N
SSTL
L12
DDR1_CS_N[6]
SSTL
O
K18
VCCD
PWR
L13
DDR1_MA[13]
SSTL
O
K19
DDR1_MA[00]
SSTL
L14
VSS
GND
K2
VSS
GND
L15
DDR1_CS_N[1]
SSTL
O
K20
DDR1_MA[02]
SSTL
L16
RSVD
K21
VSS
GND
L17
DDR1_BA[0]
SSTL
O
K22
DDR1_MA[05]
SSTL
O
L18
DDR1_BA[1]
SSTL
O
K23
DDR1_MA[08]
SSTL
O
L19
VSS
GND
K24
DDR1_MA[15]
SSTL
O
L2
DDR3_DQS_DP[06]
SSTL
I/O
K25
DDR1_CKE[0]
SSTL
O
L20
DDR1_MA[01]
SSTL
O
K26
VCCD
PWR
L21
DDR1_MA[03]
SSTL
O
K27
DDR1_DQ[27]
SSTL
I/O
L22
DDR1_MA[06]
SSTL
O
K28
DDR1_DQ[31]
SSTL
I/O
L23
DDR1_MA[07]
SSTL
O
K29
DDR1_DQS_DP[03]
SSTL
I/O
L24
VSS
GND
K3
DDR3_DQS_DP[15]
SSTL
I/O
L25
DDR1_MA[09]
K30
DDR1_DQS_DN[12]
SSTL
I/O
L26
DDR_RESET_C1_N
K31
DDR1_DQ[25]
SSTL
I/O
K32
DDR1_DQ[29]
SSTL
I/O
L27
K33
DDR1_DQ[18]
SSTL
I/O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
O
O
O
189
SSTL
O
CMOS_1.5
V
O
DDR1_DQ[26]
SSTL
I/O
L28
DDR1_DQ[30]
SSTL
I/O
L29
DDR1_DQS_DN[03]
SSTL
I/O
Processor Land Listing
Table 8-2.
Land
Number
L3
Land Number (Sheet 31 of 37)
Land Name
DDR3_DQS_DN[15]
Table 8-2.
Buffer
Type
Direction
SSTL
I/O
M25
Land
Number
Land Number (Sheet 32 of 37)
Land Name
Buffer
Type
VTTD
PWR
L30
DDR1_DQS_DP[12]
SSTL
I/O
M26
VTTD
PWR
L31
DDR1_DQ[24]
SSTL
I/O
M27
VSS
GND
L32
DDR1_DQ[28]
SSTL
I/O
M28
VSS
GND
L33
DDR1_DQ[19]
SSTL
I/O
M29
VTTD
PWR
L34
DDR1_DQS_DP[11]
SSTL
I/O
M3
DDR3_DQ[50]
SSTL
L35
DDR1_DQ[21]
SSTL
I/O
M30
VTTD
PWR
L36
DDR1_DQ[20]
SSTL
I/O
M31
VTTD
PWR
L37
VSS
GND
M32
VSS
GND
Direction
I/O
L38
DDR23_RCOMP[2]
M33
VSS
GND
L39
VSS
GND
M34
VSS
GND
L4
VSS
GND
M35
VSS
GND
L40
VSS
GND
M36
DDR_VREFDQRX_C23
L41
DDR3_DQ[21]
SSTL
I/O
M37
VSS
GND
L42
DDR3_DQ[17]
SSTL
I/O
M38
DDR2_DQ[10]
SSTL
I/O
L43
DDR3_DQ[16]
SSTL
I/O
M39
DDR2_DQ[11]
SSTL
I/O
L5
DDR1_DQ[35]
SSTL
I/O
M4
DDR1_RCOMP[2]
Analog
I
L6
DDR1_DQ[39]
SSTL
I/O
M40
VSS
GND
L7
DDR1_DQS_DP[04]
SSTL
I/O
M41
DDR3_DQ[20]
SSTL
L8
DDR1_DQS_DN[13]
SSTL
I/O
M42
VSS
GND
L9
DDR1_DQ[33]
SSTL
I/O
M43
VSS
GND
M1
DDR3_DQ[55]
SSTL
I/O
M5
VSS
GND
M10
VSS
GND
M6
VSS
GND
M11
VSS
GND
M7
VSS
GND
M12
RSVD
M8
VSS
GND
M13
VSS
GND
M9
VSS
GND
M14
VTTD
PWR
N1
VSS
GND
M15
VTTD
PWR
N10
DDR_VREFDQRX_C1
M16
VSS
GND
N11
VSS_VCC_SENSE
M17
VTTD
PWR
M18
DDR1_MA[10]
SSTL
M19
RSVD
M2
DDR3_DQ[54]
M20
M21
M22
DDR1_MA[04]
SSTL
M23
VSS
GND
M24
DDR1_MA[11]
SSTL
Analog
I
DC
DC
I
I/O
I
O
N2
VSS
GND
N3
DDR3_DQ[51]
SSTL
N33
TEST2
N34
DDR1_DQ[15]
SSTL
I/O
RSVD
N35
DDR1_DQ[11]
SSTL
I/O
RSVD
N36
DDR1_DQ[10]
SSTL
I/O
N37
VSS
GND
N38
DDR2_DQ[15]
SSTL
I/O
N39
DDR2_DQ[14]
SSTL
I/O
SSTL
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
O
I/O
O
O
190
I/O
O
Processor Land Listing
Table 8-2.
Land
Number
Land Number (Sheet 33 of 37)
Land Name
Buffer
Type
Table 8-2.
Land
Number
Direction
Land Number (Sheet 34 of 37)
Land Name
Buffer
Type
Direction
R34
VSS
GND
R35
DDR1_DQS_DP[10]
SSTL
I/O
R36
DDR1_DQS_DN[10]
SSTL
I/O
R37
VSS
GND
I/O
R38
DDR2_DQS_DN[10]
SSTL
I/O
SSTL
I/O
R39
DDR2_DQS_DP[10]
SSTL
I/O
SSTL
I/O
R4
VSS
GND
Analog
I
R40
VSS
GND
SSTL
I/O
R41
DDR3_DQS_DN[10]
SSTL
I/O
SSTL
I/O
R42
DDR3_DQS_DP[01]
SSTL
I/O
SSTL
I/O
R43
DDR3_DQS_DN[01]
SSTL
I/O
R5
DDR2_DQS_DN[15]
SSTL
I/O
R6
DDR2_DQS_DP[15]
SSTL
I/O
N4
RSVD
N40
VSS
N41
MEM_HOT_C23_N
N42
VSS
GND
N43
DDR3_DQ[11]
SSTL
N5
DDR2_DQ[53]
N6
DDR2_DQ[52]
N7
DDR1_RCOMP[1]
N8
DDR1_DQ[40]
N9
DDR1_DQ[44]
P1
DDR3_DQ[60]
P10
VSS
GND
P11
VCC_SENSE
P2
VSS
GND
R7
VSS
GND
P3
VSS
GND
R8
DDR1_DQS_DN[14]
SSTL
I/O
P33
VSS
GND
R9
DDR1_DQS_DP[14]
SSTL
I/O
P34
DDR1_DQ[14]
SSTL
I/O
T1
DDR3_DQS_DN[16]
SSTL
I/O
P35
DDR1_DQS_DN[01]
SSTL
I/O
T10
VSS
GND
P36
DDR1_DQS_DP[01]
SSTL
I/O
T11
VCC
PWR
P37
VSS
GND
T2
DDR3_DQS_DP[16]
SSTL
I/O
P38
DDR2_DQS_DP[01]
SSTL
I/O
T3
DDR3_DQS_DN[07]
SSTL
I/O
P39
DDR2_DQS_DN[01]
SSTL
I/O
T33
VCC
PWR
P4
VSS
GND
T34
VSS
GND
P40
VSS
GND
T35
DDR1_DQ[08]
SSTL
I/O
P41
DDR3_DQ[10]
SSTL
I/O
T36
DDR1_DQ[09]
SSTL
I/O
P42
DDR3_DQ[15]
SSTL
I/O
T37
VSS
GND
P43
DDR3_DQ[14]
SSTL
I/O
T38
DDR2_DQ[09]
SSTL
I/O
P5
DDR2_DQ[49]
SSTL
I/O
T39
DDR2_DQ[08]
SSTL
I/O
P6
DDR2_DQ[48]
SSTL
I/O
T4
VSS
GND
P7
VSS
GND
T40
VSS
GND
P8
DDR1_DQ[41]
SSTL
I/O
T41
DDR3_DQS_DP[10]
SSTL
P9
DDR1_DQ[45]
SSTL
I/O
T42
VSS
GND
R1
DDR3_DQ[57]
SSTL
I/O
T43
DDR3_DQ[09]
SSTL
R10
VSS
GND
T5
DDR2_DQS_DP[06]
SSTL
I/O
R11
VCC
PWR
T6
DDR2_DQS_DN[06]
SSTL
I/O
R2
DDR3_DQ[56]
SSTL
I/O
T7
VSS
GND
R3
DDR3_DQ[61]
SSTL
I/O
T8
DDR1_DQS_DP[05]
SSTL
I/O
R33
VCC
PWR
T9
DDR1_DQS_DN[05]
SSTL
I/O
GND
ODCMOS
I/O
O
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
191
I/O
I/O
Processor Land Listing
Table 8-2.
Land
Number
Land Number (Sheet 35 of 37)
Land Name
Buffer
Type
Direction
I/O
Table 8-2.
Land
Number
Land Number (Sheet 36 of 37)
Land Name
Buffer
Type
Direction
V43
VSS
GND
GND
V5
DDR2_DQ[51]
SSTL
I/O
PWR
V6
DDR2_DQ[50]
SSTL
I/O
VSS
GND
V7
VSS
GND
DDR3_DQS_DP[07]
SSTL
V8
DDR1_DQ[43]
SSTL
I/O
I/O
U1
DDR3_DQ[62]
SSTL
U10
VSS
U11
VCC
U2
U3
I/O
U33
VCC
PWR
V9
DDR1_DQ[42]
SSTL
U34
VSS
GND
W1
VSS
GND
U35
DDR1_DQ[12]
SSTL
I/O
W10
MEM_HOT_C1_N
U36
DDR1_DQ[13]
SSTL
I/O
W11
VCC
PWR
U37
VSS
GND
W2
VSS
GND
U38
DDR2_DQ[13]
SSTL
I/O
W3
VSS
GND
U39
DDR2_DQ[12]
SSTL
I/O
W33
VCC
PWR
U4
VSS
GND
W34
VSS
GND
U40
VSS
GND
W35
DDR1_DQ[02]
SSTL
I/O
U41
DDR3_DQ[12]
SSTL
I/O
W36
DDR1_DQ[03]
SSTL
I/O
U42
DDR3_DQ[08]
SSTL
I/O
W37
VSS
GND
U43
DDR3_DQ[13]
SSTL
I/O
W38
DDR2_DQ[03]
SSTL
I/O
U5
DDR2_DQ[55]
SSTL
I/O
W39
DDR2_DQ[02]
SSTL
I/O
U6
DDR2_DQ[54]
SSTL
I/O
W4
DDR_VREFDQTX_C1
DC
O
U7
VSS
GND
W40
VSS
GND
U8
DDR1_DQ[47]
SSTL
I/O
W41
DDR3_DQ[07]
SSTL
I/O
U9
DDR1_DQ[46]
SSTL
I/O
W42
DDR3_DQ[02]
SSTL
I/O
V1
DDR3_DQ[58]
SSTL
I/O
W43
DDR3_DQ[03]
SSTL
I/O
V10
VSS
GND
W5
VSS
GND
V11
VCC
PWR
W6
VSS
GND
V2
DDR3_DQ[63]
SSTL
I/O
W7
DDR_SCL_C1
ODCMOS
I/O
V3
DDR3_DQ[59]
SSTL
I/O
W8
DDR_SDA_C1
ODCMOS
I/O
V33
VCC
PWR
W9
VSS
GND
V34
IVT_ID_N
Y1
DDR1_DQ[56]
SSTL
I/O
V35
VSS
GND
Y10
DRAM_PWR_OK_C1
VSS
GND
CMOS_1.5
V
I
V36
V37
DDR_VREFDQTX_C23
Y11
VCC
PWR
V38
VSS
GND
Y2
DDR1_DQ[61]
SSTL
I/O
V39
VSS
GND
Y3
DDR1_DQ[60]
SSTL
I/O
V4
VSS
GND
Y33
VCC
PWR
V40
DDR_SCL_C23
ODCMOS
I/O
Y34
VSS
GND
V41
DDR_SDA_C23
ODCMOS
I/O
Y35
DDR1_DQ[06]
SSTL
I/O
V42
VSS
Y36
DDR1_DQ[07]
SSTL
I/O
Y37
VSS
GND
O
DC
O
GND
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
192
ODCMOS
I/O
Processor Land Listing
Table 8-2.
Land
Number
Land Number (Sheet 37 of 37)
Land Name
Buffer
Type
Direction
Y38
DDR2_DQ[07]
SSTL
I/O
Y39
DDR2_DQ[06]
SSTL
I/O
Y4
VSS
GND
Y40
VSS
GND
Y41
DDR3_DQ[06]
SSTL
I/O
Y5
DDR2_DQ[61]
SSTL
I/O
Y6
DDR2_DQ[60]
SSTL
I/O
Y7
VSS
GND
Y8
DDR1_DQ[53]
SSTL
I/O
Y9
DDR1_DQ[52]
SSTL
I/O
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
193
Package Mechanical Specifications
9
Package Mechanical
Specifications
The processor is packaged in a Flip-Chip Land Grid Array (FCLGA12)package that
interfaces with the baseboard via an 1356-2 socket. The package consists of a
processor mounted on a substrate land-carrier. An integrated heat spreader (IHS) is
attached to the package substrate and core and serves as the mating surface for
processor component thermal solutions, such as a heatsink. Figure 9-1 shows a sketch
of the processor package components and how they are assembled together. Refer to
the Intel® Xeon® Processor E5-2400 v2 Product Family Thermal/Mechanical Design
Guide (TMDG) for complete details on the 1356 socket.
The package components shown in Figure 9-1 include the following:
1. Integrated Heat Spreader (IHS)
2. Thermal Interface Material (TIM)
3. Processor core (die)
4. Package substrate
5. Capacitors
Note:
Figure 9-1.
Processor Package Assembly Sketch
Die
1.
9.1
Socket and baseboard are included for reference and are not part of the processor package.
Package Mechanical Drawing
The package mechanical drawing is shown in Figure 9-2. The drawings include
dimensions necessary to design a thermal solution for the processor. These dimensions
include:
1. Package reference with tolerances (total height, length, width, and so forth)
2. IHS parallelism and tilt
3. Land dimensions
4. Top-side and back-side component keep-out dimensions
5. Reference datums
6. All drawing dimensions are in mm.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
194
Package Mechanical Specifications
7. Guidelines on potential IHS flatness variation with socket load plate actuation and
installation of the cooling solution is available in the Intel® Xeon® Processor E52400 v2 Product Family Thermal/Mechanical Design Guide (TMDG).
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
195
Package Mechanical Specifications
Figure 9-2.
Processor Package Drawing Sheet 1 of 2
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
196
Package Mechanical Specifications
Figure 9-3.
Processor Package Drawing Sheet 2 of 2
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
197
Package Mechanical Specifications
9.2
Processor Component Keep-Out Zones
The processor may contain components on the substrate that define component
keep-out zone requirements. A thermal and mechanical solution design must not
intrude into the required keep-out zones. Do not contact the Test Pad Area with
conductive material. Decoupling capacitors are typically mounted to either the topside
or land-side of the package substrate. See Figure 9-2 through Figure 9-3 for keep-out
zones. The location and quantity of package capacitors may change due to
manufacturing efficiencies but will remain within the component keep-in.
9.3
Package Loading Specifications
Table 9-1 provides load specifications for the processor package. These maximum
limits should not be exceeded during heatsink assembly, shipping conditions, or
standard use condition. Exceeding these limits during test may result in component
failure. The processor substrate should not be used as a mechanical reference or loadbearing surface for thermal solutions.
.
Table 9-1.
Processor Loading Specifications
Parameter
Maximum
Notes
Static Compressive Load
890 N [200 lbf]
1, 2, 3, 5
Dynamic Load
1779 N [400lbf] [max static compressive + dynamic load]
1, 3, 4, 5
Notes:
1.
These specifications apply to uniform compressive loading in a direction normal to the processor IHS.
2.
This is the maximum static force that can be applied by the heatsink and Independent Loading Mechanism
(ILM).
3.
These specifications are based on limited testing for design characterization. Loading limits are for the
package constrained by the limits of the processor socket.
4.
Dynamic loading is defined as an 11 ms duration average load superimposed on the static load
requirement.
5.
See Intel® Xeon® Processor E5-2400 v2 Product Family Thermal/Mechanical Design Guide (TMDG) for
minimum socket load to engage processor within socket.
9.4
Package Handling Guidelines
Table 9-2 includes a list of guidelines on package handling in terms of recommended
maximum loading on the processor IHS relative to a fixed substrate. These package
handling loads may be experienced during heatsink removal.
Table 9-2.
9.5
Package Handling Guidelines
Parameter
Maximum Recommended
Shear
70 lbs
Tensile
25 lbs
Torque
35 in.lbs
Notes
Package Insertion Specifications
The processor can be inserted into and removed from an 1356 socket 15 times. The
socket should meet the 1356 requirements detailed in the Intel® Xeon® Processor E52400 v2 Product Family Thermal/Mechanical Design Guide (TMDG).
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
198
Package Mechanical Specifications
9.6
Processor Mass Specification
The typical mass of the processor is currently 35 grams. This mass [weight] includes all
the components that are included in the package.
9.7
Processor Materials
Table 9-3 lists some of the package components and associated materials.
Table 9-3.
Processor Materials
Component
Material
Integrated Heat Spreader (IHS)
Nickel Plated Copper
Substrate
Halogen Free, Fiber Reinforced Resin
Substrate Lands
9.8
Gold Plated Copper
Processor Markings
Figure 9-4 shows the topside markings on the processor. This diagram is to aid in the
identification of the processor.
Figure 9-4.
Processor Top-Side Markings
Notes:
1.
XXXXX = Country of Origin
2.
SPEED Format = X.XXGHz and no rounding
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
199
Boxed Processor Specifications
10
Boxed Processor Specifications
10.1
Introduction
Intel boxed processors are intended for system integrators who build systems from
components available through distribution channels. The Intel® Xeon® processor E52400 v2 product family (LGA1356) processors will be offered as Intel boxed processors,
however the thermal solutions will be sold separately.
Boxed processors will not include a thermal solution in the box. Intel will offer boxed
thermal solutions separately through the same distribution channels. Please reference
Section 10.1.1 - Section 10.1.4 for a description of Boxed Processor thermal solutions.
10.1.1
Available Boxed Thermal Solution Configurations
Intel will offer three different Boxed Heat Sink solutions to support LGA1356 Boxed
Processors
• Boxed Intel® Thermal Solution STS100C (Order Code BXSTS100C): A Passive /
Active Combination Heat Sink Solution that is intended for Intel® Xeon® processor
E5-2400 v2 product family processors with a TDP up to 95W in a pedestal or 2U+
chassis with appropriate ducting.
• Boxed Intel Thermal Solution STS100A (Order Code BXSTS100A): An Active Heat
Sink Solution that is intended for Intel® Xeon® processor E5-2400 v2 product
family processors with a TDP of 95W or lower in pedestal chassis.
• Boxed Intel® Thermal Solution STS100P (Order Code BXSTS100P): A 25.5 mm
Tall Passive Heat Sink Solution that is intended for processors with a TDP of 95W or
lower in 1U, or 2U chassis with appropriate ducting. Check with Blade manufacturer
for compatibility.
10.1.2
Intel Thermal Solution STS100C
(Passive/Active Combination Heat Sink Solution)
The STS100C, based on a 2U passive heat sink with a removable fan, is intended for
use with Intel® Xeon® processor E5-2400 v2 product family processors with TDP’s up
to 95W. This heat pipe-based solution is intended to be used as either a passive heat
sink in a 2U or larger chassis, or as an active heat sink for pedestal chassis and will
provide improved acoustic performance when compared to the STS100A. Figure 10-1
and Figure 10-2 are representations of the heat sink solution. Although the active
combination solution with the removable fan installed mechanically fits into a 2U
keepout, its use has not been validated in that configuration.
The STS100C in the active fan configuration is primarily designed to be used in a
pedestal chassis where sufficient air inlet space is present. The STS100C with the fan
removed, as with any passive thermal solution, will require the use of chassis ducting
and are targeted for use in rack mount or ducted pedestal servers. The retention
solution used for these products is called Unified Retention System (URS).
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
200
Boxed Processor Specifications
Figure 10-1. STS100C Passive/Active Combination Heat Sink (with Removable Fan)
Figure 10-2. STS100C Passive/Active Combination Heat Sink (with Fan Removed)
10.1.3
Intel Thermal Solution STS100A (Active Heat Sink
Solution)
The STS100A in the active fan configuration is primarily designed to be used in a
pedestal chassis where sufficient air inlet space is present (see Figure 10-3). The
STS100A with the fan removed, as with any passive thermal solution, will require the
use of chassis ducting and is targeted for use in rack mount or ducted pedestal servers.
The retention solution used for these products is called Unified Retention System
(URS).
The STS100C and STS100A utilize a fan capable of 4-pin pulse width modulated (PWM)
control. Use of a 4-pin PWM controlled active thermal solution helps customers meet
acoustic targets in pedestal platforms through the baseboard’s ability to directly control
the RPM of the processor heat sink fan. See Section 10.3 for more details on fan speed
control. Also see Section 2.5, “Platform Environment Control Interface (PECI)" for more
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
201
Boxed Processor Specifications
on the PWM and PECI interface along with Digital Thermal Sensors (DTS).
Figure 10-3. STS100A Active Heat Sink
10.1.4
Intel Thermal Solution STS100P
(Boxed 25.5 mm Tall Passive Heat Sink Solution)
The STS100Pis available for use with boxed processors that have TDP’s of 95W and
lower. The 25.5 mm Tall passive solution is designed to be used in SSI Blades, 1U, and
2U chassis where ducting is present. The use of a 25.5 mm Tall heatsink in a 2U chassis
is recommended to achieve a lower heatsink TLA and more flexibility in system design
optimization. Figure 10-4 is a representation of the heat sink solution. The retention
solution used for these products is called Unified Retention System (URS).
Figure 10-4. STS100P 25.5 mm Tall Passive Heat Sink
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
202
Boxed Processor Specifications
10.2
Mechanical Specifications
This section documents the mechanical specifications of the boxed processor solution.
10.2.1
Boxed Processor Heat Sink Dimensions and Baseboard
Keepout Zones
The boxed processor and boxed thermal solutions will be sold separately. Clearance is
required around the thermal solution to ensure unimpeded airflow for proper cooling.
Baseboard keepout zones are Figure 10-5 - Figure 10-8. Physical space requirements
and dimensions for the boxed processor and assembled heat sink are shown in
Figure 10-9 and Figure 10-10. Mechanical drawings for the 4-pin fan header and 4-pin
connector used for the active fan heat sink solution are represented in Figure 10-11
and Figure 10-12.
None of the heat sink solutions exceed a mass of 550 grams. Note that this is per
processor, a dual processor system will have up to 1100 grams total mass in the heat
sinks. See Section 9.6 for details on the processor mass test.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
203
Boxed Processor Specifications
Figure 10-5. Boxed Processor Motherboard Keepout Zones (1 of 4)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
204
Boxed Processor Specifications
Figure 10-6. Boxed Processor Motherboard Keepout Zones (2 of 4)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
205
Boxed Processor Specifications
Figure 10-7. Boxed Processor Motherboard Keepout Zones (3 of 4)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
206
Boxed Processor Specifications
Figure 10-8. Boxed Processor Motherboard Keepout Zones (4 of 4)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
207
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
208
A
B
C
D
8
7
6
5
8
[
B
0
91.50
-0.25
+0.000
3.602
-0.009
C
]
7
+1.00
0
+0.039
-0.000
TOP VIEW
]
0.472
0
-0.25
+0.000
-0.009
3.602
91.50
[
[
4X 12.00
]
6
A
+1.00
0
+0.039
-0.000
0.472
]
64.00
[2.520]
MAX.
AIRFLOW DIRECTION
[
4X 12.00
5
THIS DRAWING CONTAINS INTEL CORPORAT ION CONFIDENTIAL INFORMATION. IT IS DISCLOSED IN CONFIDENCE AND ITS CONT ENTS
MAY NOT BE DISCLOSED, REPRODUCED, DI SPLAYED OR MODIFIED, WITHOUT THE PRI OR WRITTEN CONSENT OF INTEL CORPORAT ION.
4
4
QTY
PART NUMBER
E95132-002
SEE NOTE 4
3
THIRD ANGLE PROJECTION
UNLESS OTHERWISE SPECIFIED
INTERPRET DIMENSIONS AND TOLERANCES
IN ACCORDANCE WITH ASME Y14.5-1994
DIMENSIONS ARE IN MILLIMETERS
TOLERANCES:
.X # .5
Angles
# 1.0 $
.XX # 0.25
.XXX # 0.127
ITEM NO
TOP
3
SHT.
1
REV
B
ROLLED PART TO -002
CHANGED SPRING CUP GEOMETRY TO FIT DELRIN SPACER
B
DATE
3/29/10
DATE
FINISH
CHECKED BY
D. LLAPITAN
APPROVED BY
MATERIAL
2
DESCRIPTION
R
2200 MISSION COLLEGE BLVD.
P.O. BOX 58119
SANTA CLARA, CA 95052-8119
SCALE: 1
1
DO NOT SCALE DRAWING SHEET 1 OF 2
E95132
ROMLEY 2U HS VOLUMETRIC,
DIE CAST BASES ONLY
SIZE DRAWING NUMBER
D
TITLE
EASD / PTMI
DEPARTMENT
PARTS LIST
SEE NOTES
3/29/10
SEE NOTES
DATE
DRAWN BY
3/29/10
N. ULEN
DATE
DESIGNED BY
N. ULEN
ROMLEY 2U HS VOLUMETRIC
B
REV
-
7/21/10
APPROVED
1
DATE
3/29/10
THIS DRAWING TO BE USED IN CONJUNCTION WITH
SUPPLIED 3D DATABASE FILE. ALL DIMENSIONS AND TOLERANCES
ON THIS DRAWING TAKE PRECEDENCE OVER SUPPLIED FILE.
PRIMARY DIMENSIONS STATED IN MILLIMETERS,
[BRACKETED] DIMENSIONS STATED IN INCHES.
CRITICAL TO FUNCTION DIMENSION.
ALL DIMENSION AND TOLERANCES PER ANSI Y14.5-1994.
HEAT SINK VOLUMETRIC. ALL HEAT SINK GEOMETRY
MUST FIT WITHIN THE SPACE DEFINED BY THIS DRAWING..
REMOVE ALL BURRS, SHARP EDGES, GREASES, AND/OR
SOLVENTS AFTER MACHINING AND FIN ASSEMBLY.
LOCAL FLATNESS ZONE .076 MM [0.003"] CENTERED ON
HEAT SINK BASE.
NO EXPOSED CORNER FINS ALLOWED. CHAMFER ALL
EXPOSED FIN CORNERS TO THE VALUE SPECIFIED.
CRITICAL TO FUNCTION DIMENSION.
SEE NOTE 8
9
8.
7.
6.
3.
4.
2.
1.
NOTES:
VOLUME FOR DIE CAST GEOMETRY
INTEGRATED SPRING/SCREW CUP FEATURE IN TO
CAST GEOMETRY
A
2B2
DESCRIPTION
REVISION HISTORY
E95132
REV
DWG. NO
ZONE
A
B
C
D
Boxed Processor Specifications
Figure 10-9. Boxed Processor Heat Sink Volumetric (1 of 2)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
209
A
B
C
D
8
7
6
5
8
80.00
[3.150]
9
38.00 #0.50
[1.496 #0.019 ]
A
7
A-A
9
80.00
[3.150]
38.00 #0.50
[1.496 #0.019 ]
SECTION
6
BOTTOM VIEW
FLATNESS ZONE,
SEE NOTE 7
0.077 [0.0030]
B
SEE DETAIL
5
AIRFLOW DIRECTION
A
C
SEE DETAIL
AIRFLOW DIRECTION
TOP VIEW
THIS DRAWING CONTAINS INTEL CORPORAT ION CONFIDENTIAL INFORMATION. IT IS DISCLOSED IN CONFIDENCE AND ITS CONT ENTS
MAY NOT BE DISCLOSED, REPRODUCED, DI SPLAYED OR MODIFIED, WITHOUT THE PRI OR WRITTEN CONSENT OF INTEL CORPORAT ION.
4
4
DETAIL B
SCALE 10.000
3
PTMI
9
R
]
DWG. NO
E95132
2
0.1 [0.00] A B C
2
REV
9
1
E95132
0.00 ORDINATE BASELINE
[0.000]
1.00
[0.039 ]
4.50 #0.13
[0.177 #0.005 ]
BASE THICKNESS
5.50
[0.217 ]
B
1
SCALE: 1.500 DO NOT SCALE DRAWING SHEET 2 OF 2
D
SHT.
SIZE DRAWING NUMBER
3.0 [0.118] X 45 $TYP
SEE NOTE 8
2200 MISSION COLLEGE BLVD.
P.O. BOX 58119
SANTA CLARA, CA 95052-8119
+0.13
5.40
0
+0.005
0.213
-0.000
[
]
0.5 x 45 $
ALL AROUND
9
+0.13
0
+0.005
-0.000
0.313
7.95
[
10.450
[0.4114]
DETAIL C
SCALE 6.000
DEPARTMENT
3
B
REV
A
B
C
D
Boxed Processor Specifications
Figure 10-10.Boxed Processor Heat Sink Volumetric (2 of 2)
Boxed Processor Specifications
Figure 10-11.4-Pin Fan Cable Connector (For Active Heat Sink)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
210
Boxed Processor Specifications
Figure 10-12.4-Pin Base Baseboard Fan Header (For Active Heat Sink)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
211
Boxed Processor Specifications
10.2.2
Boxed Processor Retention Mechanism and Heat Sink
Support (URS)
Baseboards designed for use by a system integrator should include holes that are in
proper alignment with each other to support the boxed processor. Refer to Figure 10-5
through Figure 10-8 for LGA1356 mounting hole dimensions.
LGA1356 Unified Retention System (URS) and the Unified Backplate Assembly. The URS
is designed to extend air-cooling capability through the use of larger heat sinks with
minimal airflow blockage and bypass. URS retention transfers load to the baseboard via
the Unified Backplate Assembly. The URS spring, captive in the heatsink, provides the
necessary compressive load for the thermal interface material. For specific design
details on the URS and the Unified Backplate please refer to the Intel® Xeon®
Processor E5-2400 v2 Product Family Thermal/Mechanical Design Guide (TMDG).
All components of the URS heat sink solution will be captive to the heat sink and will
only require a Phillips screwdriver to attach to the Unified Backplate Assembly. When
installing the URS the screws should be tightened until they will no longer turn easily.
This should represent approximately 8 inch-pounds of torque. More than that may
damage the retention mechanism components.
10.3
Fan Power Supply [STS100C and STS100A]
The 4-pin PWM controlled thermal solution is being offered to help provide better
control over pedestal chassis acoustics. This is achieved through more accurate
measurement of processor die temperature through the processor’s Digital Thermal
Sensors. Fan RPM is modulated through the use of an ASIC located on the baseboard
that sends out a PWM control signal to the 4th pin of the connector labeled as Control.
This thermal solution requires a constant +12 V supplied to pin 2 of the active thermal
solution and does not support variable voltage control or 3-pin PWM control. See
Figure 10-13 and Table 10-1 for details on the 4-pin active heat sink solution
connectors.
The fan power header on the baseboard must be positioned to allow the fan heat sink
power cable to reach it. The fan power header identification and location must be
documented in the suppliers platform documentation, or on the baseboard itself. The
baseboard fan power header should be positioned within 177.8 mm [7 in.] from the
center of the processor socket.
Table 10-1. PWM Fan Frequency Specifications For 4-Pin Active Thermal Solution
Description
Min Frequency
Nominal Frequency
Max Frequency
Unit
PWM Control Frequency
Range
21,000
25,000
28,000
Hz
Table 10-2. PWM Fan Characteristics for Active Thermal Solution
Description
Min
Typical
Max
Steady
Max
Startup
Unit
+12V: 12-Volt Supply
10.8
12
12
13.2
V
IC: Fan Current Draw
N/A
1.25
1.5
2.2
Sense Pulse Frequency
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
2
212
A
Pulses per fan
revolution
Boxed Processor Specifications
Figure 10-13.Fan Cable Connector Pin Out For 4-Pin Active Thermal Solution
Table 10-3. PWM Fan Connector Pin and Wire Description
10.3.1
Pin Number
Signal
Wire Color
1
Ground
Black
2
Power (+12V)
Yellow
3
Sense: 2 pulse per revolution
Green
4
Control: 21KHz - 28KHz
Blue
Boxed Processor Cooling Requirements
As previously stated the boxed processor will have three thermal solutions available.
Each configuration will require unique design considerations. Meeting the processor’s
temperature specifications is also the function of the thermal design of the entire
system, and ultimately the responsibility of the system integrator. The processor
temperature specifications are found in Section 5, “Thermal Management
Specifications" of this document.
10.3.1.1
STS100C(Passive / Active Combination Heat Sink Solution)
The active configuration of the combination solution is designed to help pedestal
chassis users to meet the thermal processor requirements without the use of processor
chassis ducting. However, it is strongly recommended to implement some form of air
duct to meet memory cooling and processor TLA temperature requirements. Use of the
active configuration in a 2U rackmount chassis is not recommended.
In the passive configuration it is assumed that a chassis duct will be implemented.
For a list processor and thermal solution boundary conditions, such as Psica, TLA,
airflow, flow impedance, etc, see Table 10-4. It is recommended that the ambient air
temperature outside of the chassis be kept at or below 35 °C. Meeting the processor’s
temperature specification is the responsibility of the system integrator.
This thermal solution is for use with processor SKUs no higher than 95W (8 and 10
Core) or 80W (4 and 6 core).
10.3.1.2
STS100A (Active Heat Sink Solution) (Pedestal only)
The active configuration of the combination solution is designed to help pedestal
chassis users to meet the thermal processor requirements without the use of processor
chassis ducting. It is strongly recommended to implement some form of air duct to
meet memory cooling and processor TLA temperature requirements. Use of the active
configuration in a 2U rackmount chassis is not recommended.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
213
Boxed Processor Specifications
In the passive configuration it is assumed that a chassis duct will be implemented.
For a list processor and thermal solution boundary conditions, such as Psica, TLA,
airflow, flow impedance, etc, Table 10-4. It is recommended that the ambient air
temperature outside of the chassis be kept at or below 35 °C. Meeting the processor’s
temperature specification is the responsibility of the system integrator.
This thermal solution is for use with processor SKUs no higher than 95W (8 and 10
Core), 80W (4 and 6 Core).
10.3.1.3
STS100P (25.5mm Passive Heat Sink) (Blade + 1U + 2U Rack)
This passive solution is intended for use in SSI Blade, 1U or 2U rack configurations. It
is assumed that a chassis duct will be implemented in all configurations.
For a list processor and thermal solution boundary conditions, such as Psica, TLA,
airflow, flow impedance, etc, see Table 10-4. It is recommended that the ambient air
temperature outside of the chassis be kept at or below 35 °C. Meeting the processor’s
temperature specification is the responsibility of the system integrator.
Note:
This thermal solution is for use with processor SKUs no higher than 95W (8 and 10
Core), 80W (4 and 6 Core). Please refer to the Intel® Xeon® Processor E5-2400 v2
Product Family Thermal/Mechanical Design Guide (TMDG) for detailed mechanical
drawings of the STS100P.
Table 10-4. Processor Thermal Solution Boundary Conditions
Form
Factor
1U
Thermal
Solution
STS100P
Heatsink
Volumetric4
(mm)
90 x 90 x 25.5
Airflow 3
(CFM)
(inch of
H2O)
Delta P
9.7
0.196
STS100A
(without fan)
2U
0.070
90 x 90 x 64
26
STS100C
(without fan)
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
0.140
214
TDP (W)
Core
Count
(˚C/W)
ΨCA2
TLA 1
(˚C)
95
10
0.316
50.0
95
8
0.320
49.6
80
6/4
0.333
49.4
60
10
0.313
49.2
60
6
0.334
49.0
95
10
0.311
50.5
95
8
0.315
50.1
80
6/4
0.328
49.8
60
10
0.308
49.5
60
6
0.329
49.3
95
10
0.186
62.3
95
8
0.190
62.0
80
6/4
0.203
59.8
60
10
0.183
57.0
60
6
0.204
56.8
Boxed Processor Specifications
Table 10-4. Processor Thermal Solution Boundary Conditions
Form
Factor
Thermal
Solution
Heatsink
Volumetric4
(mm)
Airflow 3
(CFM)
(inch of
H2O)
Delta P
STS100A
(with fan)
Pedestal
90 x 90 x 64
Max
RPM
N/A
STS100C
(with fan)
TDP (W)
Core
Count
(˚C/W)
ΨCA2
TLA 1
(˚C)
95
10
0.281
53.3
95
8
0.285
52.9
80
6/4
0.298
52.2
60
10
0.278
51.3
60
6
0.299
51.1
95
10
0.180
62.9
95
8
0.184
62.5
80
6/4
0.197
60.2
60
10
0.177
57.4
60
6
0.198
57.1
Notes:
1.
Local ambient temperature of the air entering the heatsink or fan. System ambient and altitude are assumed 35C and sea
level.
2.
Max target (mean + 3 sigma) for thermal characterization parameter.
3.
Airflow through the heatsink fins with zero bypass. Max target for pressure drop (dP) measured in inches H2O.
4.
Dimensions of heatsinks do not include socket or processor.
5.
This is a tray product only. Alternate thermal profiles are available with higher TLA, see specific processor specifications for
details.
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
215
Boxed Processor Specifications
10.4
Boxed Processor Contents
The Boxed Processor and Boxed Thermal Solution contents are outlined below.
Boxed Processor
• Intel® Xeon® processor E5-2400 v2 product family
• Installation and warranty manual
• Intel Inside Logo
Boxed Thermal Solution
• Thermal solution assembly
• Thermal interface material (pre-applied)
• Installation and warranty manual
§
Intel® Xeon® Processor E5-2400 v2 Product Family
Datasheet Volume One
216
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Intel:
CM8063401294008S R1AV
Download PDF
Similar pages