BH1414K

BH1414K
DatasheetArchive
.com
Request For Quotation
Order the parts you need from our real-time inventory database.
Simply complete a request for quotation form with your part
information and a sales representative will respond to you with
price and availability.
Request For Quotation
Your free datasheet starts on the next page.
More datasheets and data books are available from our
homepage: http://www.datasheetarchive.com
This datasheet has been downloaded from http://www.datasheetarchive.com.
BH1414K
Multimedia ICs
Wireless Audio Link IC
BH1414K
The BH1414K is a FM stereo transmitter IC that uses a simple configuration. This IC consists of a stereo modulator for
generating stereo composite signals and a FM transmitter for broadcasting a FM signal on the air. A high S/N ratio and
good timbre transmitter circuit can be composed with a few components. It is available for many applications due to the
varieties of setting such as transmission output by serial data input.
!Applications
CD changer, Car TV, Car navigation, Wireless speakers, Personal computer (sound board), Game machine
!Features
1) It is possible to improve the timbre because it has the pre-emphasis circuit, limiter circuit, and the 19kHz/38kHz lowpass trap filter circuit.
2) Built-in pilot-tone system FM stereo modulator circuit.
3) The transmission frequency is stable because it has a PLL system for the FM transmitter circuit.
4) PLL data input (CE, CK, DA) by serial input.
5) It is possible for input level setting, monaural operation and output ON/OFF control by serial input.
6) It is possible for the transmission output control.
!Absolute maximum ratings (Ta = 25°C)
Parameter
Supply voltage
Power dissipation
Storage temperature range
Symbol
Limits
VCC1
+9.0
VCC2
+10.0
Unit
V
Pd
500
mW
Tstg
−55~+125
°C
∗ Reduced by 5mW for each increase in Ta of 1°C over 25°C.
!Recommended operating conditions (Ta = 25°C)
Symbol
Min.
Typ.
Max.
Unit
Operating supply voltage
Parameter
VCC
4.5
−
5.5
V
Operating temperature range
Topr
−40
−
+85
°C
Audio input level
VIN-A
−
−
500
mVrms
Audio input frequency
fIN-A
20
−
15k
Hz
Transmission frequency
fTX
75
−
110
MHz
BH1414K
Multimedia ICs
RF OUTPUT
29
28
27
26
RF OSCILLATOR
PORT
30
RF OSCILLATOR
DATA
31
VCC3 (RF)
CLOCK
32
RF ADJUST
CHIP ENABLE
33
GND3 (RF)
AUDIO MUTING
!Block diagram
25
24
23
VCC3
GND3
RF OSC
RF
X'tal OSCILLATOR
34
22 PLL LPF OUT
+
Program
countor
Shift register
X'tal OSCILLATOR 35
1
4
VCC2 (PLL) 36 VCC2
1
19
REF
Phase
detector
21 PLL LPF IN
20 PLL PHASE DETECTOR OUTPUT
1
2
1
50
GND2 (PLL) 37 GND2
−
19 PILOT SIGNAL OUTPUT
GND1 38 GND1
MUTE
18 MPX OUTPUT
REF
REFERENCE 39
VCC
2
VCC1 17 VCC1
L-ch MPX INPUT 40
L-ch LPF OUTPUT 41
MPX
19k/38kHz LPF
16 R-ch MPX INPUT
LIMITER
GIC7L 42
LIMITER
EVR
19k/38kHz LPF
15 R-ch LPF OUTPUT
14 GIC7R
EVR
GIC6L 43
13 GIC6R
+
−
−
REF
REF
1
2
3
4
5
6
7
8
9
10
11
GIC3L
GIC2L
GIC1L
L-ch INPUT
LIMITER LEVEL ADJUST
R-ch INPUT
GIC1R
GIC2R
GIC3R
GIC4R
12 GIC5R
GIC4L
GIC5L 44
+
BH1414K
Multimedia ICs
!Pin descriptions
Pin No.
Pin name
1
2
3
4
42
43
44
L-ch LPF
time constant terminal
Description
Equivalent circuit
1.3k
1.3k
DC
voltage
(V)
330
LIMITER
41 15
125
or
It connects resistor and
capacitor.
4 8
or
3 9
or
15
R-ch LPF output and
LPF time constant
terminal
2 10
or
1k
1k
1k
−
+
1k
−
+
+
−
1.2k
R-ch LPF
time constant terminal
1.2k
8
9
10
11
12
13
14
+
−
It connects resistor and
capacitor.
1
VCC
2
1 11
or
44 12
or
43 13
41
L-ch LPF output and
LPF time constant
terminal
or
42 14
or
17
5
L-ch
audio source input
terminal
It cuts DC with the capacitor
and it inputs L-ch audio
signal.
5
7
7
1
VCC
2
62k
or
R-ch
audio source input
terminal
It cuts DC with the capacitor
and it inputs R-ch audio
signal.
38
17
+
1
VCC
2
6
Limiter level adjust
terminal
−
10k
10k
6
38
It adjusts a limiter level by
the resistance.
1
VCC
2
BH1414K
Multimedia ICs
Pin No.
Pin name
Description
Equivalent circuit
DC
voltage
(V)
17
16
R-ch MPX input
terminal
20k
1
VCC
2
16 40
40
15k
or
L-ch MPX input
terminal
1
VCC
2
38
17
Power supply 1
terminal
VCC
17
MPX signal output
terminal
18
It connects to the FM
modulator.
1
VCC
2
−0.7
It connects to the FM
modulator.
1
VCC
2
−0.7
10k
18
38
17
Pilot signal output
terminal
19
10k
19
38
36
20
PLL phase detector
output terminal
It connects to the PLL LPF
circuit.
20
−
37
17
21
PLL LPF input
terminal
21
22
PLL LPF output
terminal
38
1
VCC
2
22
−
BH1414K
Multimedia ICs
Pin No.
Pin name
Description
Equivalent circuit
DC
voltage
(V)
25
5
VCC
9
20k
23
23
25k
RF oscillator terminal
24
This is the colpitts oscillator.
It connects time constant of
the oscillation.
5
VCC
9
−0.7
24
27
25
Power supply 3
terminal (RF)
VCC
28
RF adjust terminal
10k
26
25
It connects resistor and
capacitor.
3
VCC
4
−0.9
28
30k
26
RF transmission output
terminal
It connects LC.
VCC
27
27
GND3 (RF)
GND
29
29
−
Port output terminal
37
30
Data input terminal
36
31
Clock input terminal
30 31 32 33
or
32
Chip enable terminal
33
Audio mute terminal
or
The input terminal of the
serial data which is forwarded
from the controller.
The clock which takes data
and synchronization in serial
data input.
−
or
The terminal to make high
level in serial data input.
37
0.8VCC2 ≤ Pin33 : Mute OFF
0.2VCC2 ≥ Pin33 : Mute ON
BH1414K
Multimedia ICs
Pin name
Pin No.
Equivalent circuit
Description
DC
voltage
(V)
It connects a 7.6MHz crystal
oscillator.
−
36
4k
34
35
X'tal oscillator terminal
34
35
1M
37
36
Power supply 2
terminal (PLL)
37
GND2 (PLL)
GND
38
GND1
GND
VCC
17
39
Reference voltage
terminal
It is a ripple filter for the
reference voltage.
38
39
1
VCC
2
BH1414K
Multimedia ICs
!Electrical characteristics (Unless otherwise noted, Ta = 25°C, VCC=5.0V, Signal source : fIN=400Hz)
Parameter
Min.
Typ.
Max.
Unit
IQ
15
21
29
mA
Channel separation
Sep
30
45
−
dB
VIN=125mVrms, L→R, R→L
Fig.2
Total harmonic distortion
THD
−
0.1
0.3
%
VIN=125mVrms, L+R
Fig.3
Channel balance
C.B
−1.5
0
+1.5
dB
VIN=125mVrms, L+R
Fig.2
Input output gain 1
GV1
−4
−2
0
dB
VIN=125mVrms, EVR=0dB, L+R
Fig.3
Input output gain 2
GV2
+2
+4
+6
dB
VIN=125mVrms, EVR=+6dB, L+R
Fig.3
Input output gain 3
GV3
−10
−8
−6
dB
VIN=125mVrms, EVR=−6dB, L+R
Fig.3
Output distortion at 3% for input
level
Fig.4
Quiescent current
Conditions
Meaasurement
circuit
Symbol
Fig.1
Limiter input level
VIN(LIM)
205
260
325
mVrms
LPF attenuation volume 1
VO(LPF)1
−2
0.5
+1.5
dB
VIN=125mVrms, f=10kHz
Fig.5
LPF attenuation volume 2
VO(LPF)2
−
−37
−30
dB
VIN=125mVrms, f=19kHz
Fig.5
LPF attenuation volume 3
VO(LPF)3
−
−49
−35
dB
VIN=125mVrms, f=38kHz
Fig.5
Fig.3
Signal to noise ratio
S/N
55
68
−
dB
VIN=125mVrms, L+R
Sub carrier rejection ratio
SCR
−
−30
−20
dB
VIN=125mVrms, L+R
Fig.3
Pilot output level
VOP
180
200
220
mVP-P
Pin19
Fig.3
Mute attenuation volume
VO(MUTE)
−
−68
−60
dB
VIN=125mVrms, L+R
Fig.6
Transmission output level
VTX
84
87
90
dBµV
fTX=100MHz
Fig.7
Transmission frequency
precision
∆fTX
−3
0
+3
kHz
fTX=100MHz
Fig.7
"H" level input current
IIH
−
−
1.0
µA
Pin30, 31, 32, 33 VIN=5V
Fig.8
"L" level input current
IIL
−1.0
−
−
µA
Pin30, 31, 32, 33 VIN=0V
Fig.8
−
V
Pin20 IOUT=−1.0mA
Fig.8
"H" level output voltage
VOH
VCC−1.0 VCC−0.3
"L" level output voltage
VOL
−
0.3
1.0
V
Pin20 IOUT=1.0mA
Fig.8
"OFF" level leak current 1
IOFF1
−
−
100
nA
Pin20 VOUT=5V
Fig.9
"OFF" level leak current 2
IOFF2
−100
−
−
nA
Pin20 VOUT=GND
Fig.9
"L" level output voltage
VOL
−
0.2
1.0
V
Pin29 IOUT=3.0mA
Fig.8
"OFF" level leak current
IOFF
−
−
1.0
µA
Pin29 VOUT=5V
Fig.9
This product is not designed for protection against radioactive rays.
The specification of transmission output level be based on the Radio Law in every country and the area.
BH1414K
Multimedia ICs
!Measuring circuits
Quiescent current
56
31
30
29
28
27
26
24
25
KV-1471E
(TOKO)
34
1
19
Phase
detector
620
0.1
20
1
2
1
50
37 GND2
120k
390p
20k
4.7
19
MUTE
38 GND1
18
20k
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
REF
0.01
1
2
3
0.01
4
620
REF
5
6
51k
44
+
0.01
−
7
12
8
9
620
10
0.01
Fig.1
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
0.01
+
22
+5V
47
82k
21
100k
REF
4.7
1
4
36 VCC2
−
6.8k
Program
countor
Shift register
35
0.47
22
+
∗27p
IQ
10k
10k
82p
470p
23
RF OSC
RF
∗27p
7.6MHz
8p
15p
33p
VCC3
GND3
A
FEM10C-3F6
(SUMIDA)
0.01
10k
10k
32
18p
1k
PORT
33
4700p
200
150
270p
FEM10C-3F6
DATA
68p
CLOCK
33
100p
CE
100
100
TXOUT
10k
BH1414K
Multimedia ICs
Channel separation
Channel balance
33
CE
CLOCK
PORT
DATA
0.01
33
32
31
30
29
28
27
26
24
25
GND3
RF OSC
RF
∗27p
7.6MHz
23
VCC3
34
22
+
Program
countor
Shift register
35
∗27p
1
4
1
19
REF
Phase
detector
21
Stereo signal demodulator
20
0.1
36 VCC2
−
+5V
1
2
1
50
37 GND2
120k
390p
20k
4.7
L-ch
V
R-ch
19
Sep, C.B
MUTE
38 GND1
18
10k
REF
VCC
2
VCC1 17
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
6
8
51k
1
9
620
51k
620
7
10k
5
12
10
0.01
1
0.01
4
51k
3
10k
2
1000p
0.01
1
REF
L-ch
R-ch
fIN=400Hz
VIN=125mVrms
Fig.2
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
REF
44
+
0.01
−
1000p
0.01
+
22
39
0.01
330
V
BH1414K
Multimedia ICs
Total harmonic distortion
Input output gain
Signal to noise ratio
Sub carrier rejection ratio
Pilot output level
CE
CLOCK
Output response(dB)
33
PORT
DATA
0.01
0
−10
−20
−30
−40
−50
−60
SCR
0
33
32
31
30
29
28
27
26
24
25
GND3
34
22
+
Program
countor
Shift register
35
∗27p
1
4
1
19
REF
Phase
detector
21
VOP
20
1
2
1
50
37 GND2
Spectrum
SCR
analyzer
−
0.1
36 VCC2
1HF BPF
200Hz~15kHz
V
V
1
10k
4.7
10k
19
MUTE
38 GND1
18
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
6
8
51k
1
9
620
51k
620
7
10k
5
12
10
0.01
1
0.01
4
51k
3
10k
2
1000p
0.01
1
REF
fIN=400Hz
VIN=125mVrms
Fig.3
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
REF
44
+
0.01
−
1000p
0.01
+
22
+5V
10k 20k 30k 40k 50k
Frequency (Hz)
RF OSC
RF
∗27p
7.6MHz
23
VCC3
THD, GV, S/N
BH1414K
Multimedia ICs
Limiter input level
33
CE
CLOCK
PORT
DATA
0.01
33
32
31
30
29
28
27
26
24
25
GND3
RF OSC
RF
∗27p
7.6MHz
23
VCC3
34
22
+
Program
countor
Shift register
35
∗27p
1
4
36 VCC2
1
19
−
REF
Phase
detector
21
IHF BPF
200Hz~15kHz
20
V
0.1
1
2
1
50
37 GND2
19
4.7
MUTE
38 GND1
10k
18
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
6
8
51k
1
9
620
51k
620
7
10k
5
12
10
0.01
1
0.01
4
51k
3
10k
2
1000p
0.01
1
REF
fIN=400Hz
Fig.4
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
REF
44
+
0.01
−
1000p
0.01
+
22
+5V
VIN(LIM)
THD=3%
BH1414K
Multimedia ICs
LPF attenuation volume
33
CE
CLOCK
PORT
DATA
0.01
33
32
31
30
29
28
27
26
24
25
GND3
RF OSC
RF
∗27p
34
22
+
Program
countor
Shift register
35
∗27p
1
4
1
19
REF
Phase
detector
21
20
0.1
36 VCC2
−
+5V
V
1
2
1
50
37 GND2
4.7
MUTE
38 GND1
10k
18
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
REF
620
5
6
7
10k
0.01
4
12
8
9
620
10
0.01
51k
3
10k
2
1
1
51k
0.01
1
REF
51k
44
+
0.01
−
fIN=400Hz→10kHz→19kHz→38kHz
VIN=125mVrms
Fig.5
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
0.01
+
VO(LPF)
19
22
7.6MHz
23
VCC3
BH1414K
Multimedia ICs
Mute attenuation volume
33
CE
CLOCK
PORT
DATA
MUTE
OFF
0.01
ON
33
32
31
30
29
28
27
26
24
25
GND3
RF OSC
RF
∗27p
7.6MHz
23
VCC3
34
22
+
Program
countor
Shift register
35
∗27p
1
4
36 VCC2
1
19
−
REF
Phase
detector
21
IHF BPF
200Hz~15kHz
20
V
0.1
1
2
1
50
37 GND2
19
4.7
MUTE
38 GND1
10k
18
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
6
1
51k
51k
620
7
8
10k
5
12
9
620
10
0.01
1
0.01
4
51k
3
10k
2
1000p
0.01
1
REF
fIN=400Hz
VIN=125mVrms
Fig.6
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
REF
44
+
0.01
−
1000p
0.01
+
22
+5V
VO(MUTE)
BH1414K
Multimedia ICs
Transmission output level
Transmission frequency precision
56
31
30
29
28
27
26
KV-1471E
(TOKO)
10k
470p
23
VCC3
GND3
RF OSC
RF
∗27p
34
1
4
1
19
REF
Phase
detector
47
82k
21
620
20
0.1
36 VCC2
−
100k
Program
countor
Shift register
35
∗27p
0.47
22
+
6.8k
7.6MHz
82p
15p
33p
24
25
8p
FEM10C-3F6
(SUMIDA)
0.01
10k
10k
32
18p
1k
PORT
33
4700p
200
150
270p
FEM10C-3F6
DATA
68p
CLOCK
33
100p
CE
100
100
TXOUT
1
2
1
50
37 GND2
19
MUTE
38 GND1
18
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
REF
0.01
1
2
3
0.01
4
620
REF
5
6
51k
44
+
0.01
−
7
12
8
9
620
10
0.01
Fig.7
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
0.01
+
22
+5V
BH1414K
Multimedia ICs
“H” level input current
“L” level input current
“H” level output voltage
“L” level output voltage
33
+5V
3mA
A
IIH, IIL
VOL
33
V
32
31
0.01
PORT
DATA
CLOCK
CE
MUTE
0V, 5V
30
29
28
27
26
24
25
RF OSC
RF
∗27p
7.6MHz
23
VCC3
GND3
34
22
+
Program
countor
Shift register
35
∗27p
+5V
−
REF
21
1mA
VOL
1
4
36 VCC2
1
19
Phase
detector
20
V
0.1
1
2
1
50
37 GND2
VOH, VOL
VOH
1mA
19
MUTE
38 GND1
18
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
REF
0.01
1
2
3
0.01
4
620
REF
5
6
51k
44
+
0.01
−
7
12
8
9
620
10
0.01
Fig.8
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
0.01
+
22
+5V
BH1414K
Multimedia ICs
“OFF” level leak current
33
CE
CLOCK
DATA
5V
A
33
32
31
30
29
0.01
IOFF
28
27
26
24
25
RF OSC
RF
∗27p
7.6MHz
23
VCC3
GND3
34
22
+
Program
countor
Shift register
35
∗27p
−
REF
21
IOFF1, IOFF2
1
4
1
19
Phase
detector
A
20
0.1
36 VCC2
0V, 5V
1
2
1
50
37 GND2
19
MUTE
38 GND1
18
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
REF
0.01
1
2
3
0.01
4
620
REF
5
6
51k
44
+
0.01
−
7
12
8
9
620
10
0.01
Fig.9
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
0.01
+
22
+5V
BH1414K
Multimedia ICs
!Circuit operations
(1) Input of the serial data
t1, t2, t3, t4 ≥ 1.5µsec
t5 < 1.5µsec (X'tal : 7.6MHz)
t1
t2
t4 t5
t3
CE
CK
DA
D0
D1
D2
D3
D4
PD1
T0
T1
Internal data
When the serial data input terminal (Pin 30, Pin 31, Pin 32) and the mute control terminal (Pin 33) connect with the µ-com,
in off the power of BH1414K and on the power of µ-com, because the current flows backward from the µ-com to
BH1414K, insert limitation resistance between the serial data input terminal and the data output terminal of µ-com. But,
when the data output by µ-com doesn’t always maintain at the “H” voltage, that matter may be left out of consideration.
Power OFF
36
Power ON
µCOM
30
R (31,32,33)
37
D8
D9
D10
VR2
VR3
D11
D7
VR1
D6
VR0
T1
T0
(7) TEST
PD1
PD0
(6) PD-CTL
VCO2
PO
(5) PO-CTL
(4) VCO-CTL
VCO1
PL
(3) PL-CTL
(2) EVR-CTL
D4
D5
(1) PR-CTL
D3
D2
D1
DA
D0
(2) Composition of the serial data
BH1414K
Multimedia ICs
(3) Explanation of the serial data
0
1
0
0
1
1
1
1
1
0
D5
D6
D7
D8
D9
D10
LSB
(2)
EVR
VR0~VR3
(3)
MULTIPLEXER
PL
(4)
VCO
VCO1, VCO2
(5)
PORT(Pin29)
PO
(6)
PHASE DETECTOR
PD0, PD1
(7)
TEST MODE
T 0 , T1
0
D11
1
D4
D0~D11
· It is the data which sets the program counter number of the dividing.
This data can set a transmission frequency.
· It is a binary value. It sets D11 With MSB and it sets D0 with LSB.
Example
In case of 99.7MHz oscillation
99.7MHz÷100kHz(fref)=997→3E5(HEX)
5
E
3
D3
PROGRAM COUNTER
D2
(1)
Contents
D1
Control unit
D0
No.
MSB
· It controls EVR. L-ch and R-ch are set at the same time.
VR0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
VR1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
VR2
1
1
0
0
1
1
0
0
0
0
1
1
0
0
1
1
VR3
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
EVR GAIN
−6
−6
−5
−4
−3
−2
−1
0
0
+1
+2
+3
+4
+5
+6
+6
· It changes a stereo and monaural operation.
PL
Condition of the composite signal
0
Stereo operation
L+R+ (L−R) sin ωst+P sin ωs t
2
1
Monaural operation
L+R, Pilot OFF
· It controls the VCO operation.
VCO1
VCO2
VCO
0
0 or 1
Enable
1
0 or 1
Disable
· It controls open collector output.
PO
0
Open collector output
High impedance
1
Low (ON)
· It controls change pump output by the phase comparator compulsorily.
PD0
PD1
0
0
Charge pump output
Usual operation
0
1
Compulsion by Low
1
0
Compulsion by High
1
1
High impedance
· It is data for the LSI test.
· Always Input "00".
BH1414K
Multimedia ICs
!Application example
56
100
10k
33p
15p
1000p
68
PORT
10k
33p
33p
FEM10C-3F6
1k
10k
ON
200
OFF
4700p
10
300
1
6
100p
5
BC
1000p
68p
GND
270p
100
TXOUT
32
31
30
29
28
27
26
24
25
470p
23
RF OSC
RF
∗18p
34
1
4
1
19
Phase
detector
100
20
1
2
1
50
37 GND2
120k
330p
20k
4.7
19
MUTE
38 GND1
18
20k
REF
VCC
2
39
VCC1 17
0.01
330
MPX
16
4.7
4.7
40
19k/38kHz LPF
41
LIMITER
LIMITER
19k/38kHz LPF
15
0.01
0.01
0.01
0.01
42
EVR
14
EVR
13
43
−
REF
3
4
5
1k
6
0.01
12
7
8
9
10
1k
10k
2
10k
0.01
1
REF
51k
44
+
0.01
−
0.01
(620)
L-IN
1000p
1
51k
1
51k
1000p
(620)
GND
R-IN
Fig.10
∗The constant of the capacitor must be determined by the agreement with a crystal maker.
11
0.01
0.01
+
22
GND
100
82k
21
0.1
36 VCC2
REF
4.7
VCC
−
100k
Program
countor
Shift register
35
∗18p
0.47
22
+
6.8k
7.6MHz
15p
VCC3
GND3
10k
33
10k
BH1414K
Multimedia ICs
!External dimensions (Units : mm)
14.0±0.3
10.0±0.2
23
22
44
12
2.15±0.1
0.05
1
0.8
11
0.35±0.1
QFP44
1.2
14.0±0.3
10.0±0.2
33
34
0.15±0.1
0.15
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement