datasheet for AK8133 by AKM Semiconductor

datasheet for AK8133 by AKM Semiconductor
ASAHI KASEI EMD CORPORATION
Low Suprious
Multiclock Generator for Audio
AK8133
Features
Description
The AK8133 is a member of AKEMD’s low power
multi clock generator family designed for a high
quality audio cock with high performance C/N.
The AK8133 generates different frequency clocks
from a 27MHz crystal oscillator or external 27MHz
clock input. It provides them to up to four outputs
configured by pin-setting. Both circuitries of XO
and PLL in AK8133 are derived from AKEMD’s
long-term-experienced clock device technology,
and enable clock output to perform low jitter and to
operate with very low current consumption. The
AK8133 is available in a 16-pin SSOP package.
27MHz Crystal Input or External Input
Four Frequency-Selectable Clock Outputs
One 27MHz-Reference Output
Selectable Clock out Frequencies:
- CLK1: 24.576,36.864MHz
- CLK2: 4.096,8.192,11.2896,12.288,16.384
22.5792,24.576,49.152MHz
- CLK3: 8.4672,12.288,16.9344,18.432
24.576,33.8688,36.864,73.728MHz
- CLK4: 16.9344,33.8688MHz
Built-in XO
Low Jitter Performance
- Period Jitter:
30 psec (Typ.) at CLK1-4
Low Current Consumption:
18.0mA (Typ.) at 3.3V
Supply Voltage:
2.85V to 3.6V
Operating Temperature Range:
-40 to +85
Package:
16-pin SSOP (Lead free)
Applications
Personal Video Recorders
Set-Top-Boxes
Multi Media Receivers
Block Diagram
VDD
XIN
Crystal
Oscillator
PLL1
PLL1
XOUT
PLL2
Divide
Logic
and
Output
Control
CLK1
CLK2
CLK3
S0
CLK4
S1
S2
REFOUT
S3
GND
AK8133 Multi Clock Generator
MS0930-E-00
Mar-08
-1-
AK8133
Pin Descriptions
Package: 16-Pin SSOP(Top View)
XOUT
1
16
XIN
S0
2
15
VDD3
S1
3
14
S3
S2
4
13
VDD2
VDD1
5
12
GND2
GND1
6
11
CLK4
CLK1
7
10
CLK3
CLK2
8
9
Pin
Name
Pin
No.
REFOUT
Pin
Type
Description
Crystal connection, Connect to 27.000MHz crystal
1
XOUT
OUT
2
S0
IN
Clock Out Frequency select 0, See Table 2 for the selection
(1)
3
S1
IN
Clock Out Frequency select 1, See Table 2 for the selection
(1)
4
S2
IN
Clock Out Frequency select 2, See Table 2 for the selection
5
VDD1
--
Power Supply 1
6
GND1
--
Ground 1
7
CLK1
OUT
Clock output 1, See Table 1 for its selectable frequency
8
CLK2
OUT
Clock output 2, See Table 2 for its selectable frequency
9
REFOUT
OUT
Reference Clock Output of 27.000MHz Crystal or external clock
10
CLK3
OUT
Clock output 3, See Table 2 for its selectable frequency
11
CLK4
OUT
Clock output 4, See Table 2 for its selectable frequency
12
GND2
--
Ground 2
13
VDD2
--
Power Supply 2
14
S3
IN
Clock Out Frequency select 1, See Table 1 for the selection
15
VDD3
--
Power Supply 3
Please open when an external clock input is used
(1)
Crystal connection, Connect to 27.000MHz crystal
16
XIN
IN
Or external clock input (minimum 1Vpp input).
Input becomes binary after passing an internal HPF.
Input Resistance is 37.5k-ohm.
(1) Internal pull up 360kW
Ordering Information
Temperature
Range
8133V
Shipping
Packaging
Tape and Reel
16-pin SSOP
-40 to 85
8133E
Tape and Reel
16-pin SSOP
-20 to 85
Part Number
Marking
AK8133V
AK8133E
MS0930-E-00
Package
Mar-08
-2-
AK8133
Absolute Maximum Rating
Over operating free-air temperature range unless otherwise noted
Items
(1)
Symbol
Ratings
Unit
VDD
-0.3 to 4.6
V
Vin
VSS-0.3 to VDD+0.3
V
IIN
±10
mA
Tstg
-55 to 130
°C
Supply voltage
Input voltage
Input current (any pins except supplies)
Storage temperature
Note
(1) Stress beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.
These are stress ratings only. Functional operation of the device at these or any other conditions beyond those
indicated under “Recommended Operating Conditions” is not implied. Exposure to absolute-maximum-rating
conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the
recommended operating temperature range.
ESD Sensitive Device
This device is manufactured on a CMOS process, therefore, generically susceptible to
damage by excessive static voltage. Failure to observe proper handling and
installation procedures can cause damage. AKEMD recommends that this device is handled with
appropriate precautions.
Recommended Operation Conditions
Parameter
Operating temperature
Supply voltage
(1)
Output Load Capacitance
Symbol
Conditions
Min
Typ
Max
Unit
Ta1
AK8133V
-40
85
°C
Ta2
AK8133E
-20
85
°C
VDD
3.6
V
Cp1
Pin: CLK1-4
2.85
3.3
15
pF
Cp2
Pin: REFOUT
25
pF
Note:
(1) Power to VDD1, VDD2 and VDD3 requires to be supplied from a single source. A decoupling capacitor of
0.1mF for power supply line should be installed close to each VDD pin.
MS0930-E-00
Mar-08
-3-
AK8133
DC Characteristics
All specifications at VDD: over 2.85 to 3.6V, Ta=Ta1(AK8133V),Ta=Ta2(AK8133E)
Parameter
Symbol
Conditions
High level input voltage
VIH
Pin: S0,S1,S2,S3
Low level input voltage
VIL
Pin: S0,S1,S2,S3
Input leak current 1
I L1
Pin: S0,S1,S3
Input leak current 2
I L2
Pin: S2
High Level output
voltage
VOH
Low level output
Voltage
VOL
Current consumption
IDD
MIN
TYP
MAX
Unit
0.7VDD
Pin: CLK1-4, REFOUT
V
0.3VDD
V
-20
+10
A
-10
+10
A
V
0.8VDD
IOH=-4mA
Pin: CLK1-4, REFOUT
V
0.2VDD
IOL=+4mA
No load
18.0
Clock out selection by note
Ta=25
mA
AC Characteristics
All specifications at VDD: over 2.85 to 3.6V, Ta=Ta1(AK8133V),Ta=Ta2(AK8133E) unless otherwise noted
Parameter
Symbol
Conditions
MIN
TYP
MAX
Unit
Crystal clock frequency
Pin: XIN, XOUT
26.9
27.0000
27.1
MHz
External clock frequency
Pin: XIN(1)
26.9
27.0000
27.1
MHz
Period jitter (3)
Pin: CLK1-4, REFOUT
Pin: CLK1-4
Output Clock duty
Cycle
30
(2)
Pin: REFOUT
(3)
ps
45
50
55
%
40
50
60
%
Output clock rise time
trise
Pin: CLK1-4 (2), REFOUT (3)
2.5
ns
Output clock fall time
tfall
Pin: CLK1-4
(2)
2.5
ns
5
ms
Output Lock Time (4)
, REFOUT
Pin: CLK1-4 (2)
(3)
(1) Amplitude is 1Vpp or more.
(2) Measured with load capacitance of 15pF
(3) Measured with load capacitance of 25pF
(4) 1s in 1000 sampling or more
(5) The time that output reaches the target frequency within accuracy of ±0.1% from the point that the power
supply reaches VDD.
MS0930-E-00
Mar-08
-4-
AK8133
Output clock frequency selection
The AK8133 generates a range of low-jitter and high-accuracy clock frequencies with two built-in PLLs and
provides to up to four assigned outputs. A frequency selection at assigned output pin is configured by
pin-setting of S0 (Pin2), S1 (Pin3), S2(Pin4) and S3 (Pin14).
The selectable frequency is shown in Table 2 and Table2.
Selection Pin
S3(Pin14)
L
H
Output Frequency(MHz)
CLK1(Pin 7)
36.864
24.576
Table 1: CLK1 Clock output Frequency
Sampling
Frequency
(kHz)
48.0
44.1
32.0
192.0
88.2
96.0
64.0
16.0/22.05
Selection Pin
Clock Output Frequency (MHz)
S2
(Pin 4)
S1
(Pin 3)
S0
(Pin 2)
L
L
L
L
H
H
H
H
L
L
H
H
L
L
H
H
L
H
L
H
L
H
L
H
CLK2
256fs
(Pin 8)
12.288
11.2896
8.192
49.152
22.5792
24.576
16.384
4.096
CLK3
384fs
(Pin 10)
18.432
16.9344
12.288
73.728
33.8688
36.864
24.576
8.4672
CLK4
(Pin 11)
33.8688
33.8688
33.8688
33.8688
33.8688
33.8688
33.8688
16.9344
Table 2: CLK2-4 Clock output Frequency
MS0930-E-00
Mar-08
-5-
AK8133
Typical Connection Diagram
+3.3V typ.
27.0MHz Crystal
Cext2
Cext1
AK8133
1:XOUT
XIN:16
SW0
2:S0
SW1
3:S1
S3:14
SW2
4:S2
VDD2:13
5:VDD1
GND2:12
6:GND1
CLK4:11
C1
C3
SW3
VDD3:15
7:CLK1
CLK3:10
8:CLK2
REFOUT:9
C2
GND
Clock Output
A: Crystal connection
+3.3V typ.
27MHz
External Clock
AK8133
1:XOUT
XIN:16
SW0
2:S0
VDD3:15
SW1
3:S1
S3:14
SW2
4:S2
VDD2:13
5:VDD1
GND2:12
6:GND1
CLK4:11
C1
7:CLK1
CLK3:10
8:CLK2
REFOUT:9
C3
SW3
C2
GND
Clock Output
B: External clock input
Figure 1: Typical Connection Diagram
C1-3 : 0.1mF
Cext1-2 : Depends on crystal characteristics. Refer the specification of the crystal.
Sw0-3 : Open is “H” and tied to GND is “L” for S0,S1
S3, because these pins have
internal pull up resister. For S2 tied VDD is “H” and tied GND is “L” .
MS0930-E-00
Mar-08
-6-
AK8133
PCB Layout Consideration
The AK8133 is a high-accuracy and low-jitter multi clock generator. For proper performances specified in
this datasheet, careful PCB layout should be taken. The followings are layout guidelines based on the
typical connection diagram shown in Figure 1
Power supply line – AK8133 has three power supply pins (VDD1-3) which deliver power to internal
circuitry segments. A 0.1mF decoupling capacitor should be placed as close to each VDD pin as possible.
Ground pin connection – AK8133 has two ground pins (GND1-2). These pin require connecting to plane
ground which will eliminate any common impedance with other critical switching signal return. 0.1mF
decoupling capacitors placed at VDD1, VDD2, and VDD3 should be grounded at close to the GND1pin, the
GND2 pin, and the GND2, respectively.
Crystal connection – Proper oscillation performance are susceptible to stray or parasitic capacitors
around crystal. The wiring traces to a crystal form X1 (Pin 1) and X2 (Pin 14) have equal lengths with no
via and as short in length as possible. These traces should be also located away from any traces with
switching signal.
MS0930-E-00
Mar-08
-7-
AK8133
Package Information
· Mechanical data
16pin SSOP (Unit: mm)
5.00TYP
16
9
A
6.4±0.3
4.4TYP
1
8
0.22±0.1
0.65
0.15±0.1
1.25 TYP
0.1±0.1
Detail A
0.5±0.2
0-10°
· Marking
16
b
a:
b:
9
c
8133X
XXXXX
AKM
c:
d
(1) AKM is the brand name of AKEMD’s IC’s.
d
a
1
#1 Pin Index
Part number
“X” is “V” for AK8133V
“X” is “E” for AK8133E
Date code (5 digits)
Product Family Logo (1)
AKM and the logo -
- are the
brand of AKEMD’s IC’s and identify that
AKEMD continues to offer the best
choice
for
high
performance
mixed-signal solution under this brand.
8
· RoHS Compliance
All integrated circuits form Asahi Kasei EMD Corporation (AKEMD) assembled in
“lead-free” packages* are fully compliant with RoHS.
(*) RoHS compliant products from AKEMD are identified with “Pb free” letter indication on
product label posted on the anti-shield bag and boxes.
MS0930-E-00
Mar-08
-8-
AK8133
This page is intentionally blank.
MS0930-E-00
Mar-08
-9-
AK8133
IMPORTANT NOTICE
 These products and their specifications are subject to change without notice.
When you consider any use or application of these products, please make inquiries the sales office of Asahi
Kasei EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
 AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the
application or use of any information contained herein.
 Any export of these products, or devices or systems containing them, may require an export license or
other official approval under the law and regulations of the country of export pertaining to customs and
tariffs, currency exchange, or strategic materials.
 AKEMD products are neither intended nor authorized for use as critical componentsNote1) in any safety, life
support, or other hazard related device or system Note2), and AKEMD assumes no responsibility for such use,
except for the use approved with the express written consent by Representative Director of AKEMD. As
used here:
Note1) A critical component is one whose failure to function or perform may reasonably be expected to result,
whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and
which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for
applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may
reasonably be expected to result in loss of life or in significant injury or damage to person or property.
 It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or
otherwise places the product with a third party, to notify such third party in advance of the above content
and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and
hold AKEMD harmless from any and all claims arising from the use of said product in the absence of such
notification.
MS0930-E-00
Mar-08
- 10 -
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement