Digi NET+40 Microprocessor 用户指南
advertisement
NET+Works
TM
Development Board
Jumper and Component Guide
This manual provides information on the 6127001 Development Board’s jumpers and components.
Part Number/Version:
Release Date:
8833188C
September, 2000
NETsilicon, Inc.
411 Waverley Oaks Road Suite 227
Waltham, MA 02452
(781) 647-1234 or (800) 243-2333
Important
No title to or ownership of the software described in this document or any of its parts, including patents, copyrights and trade secrets, is transferred to customers. It is against the law to decipher, decompile, or develop source code for the software described in this document, or knowingly allow others to do so.
NETsilicon makes no representations or warranties regarding the contents of this document. Information in this document is subject to change without notice and does not represent a commitment on the part of
NETsilicon. This manual is protected by United States Copyright Law, and may not be copied, reproduced, transmitted or distributed, in whole or part, without the express prior written permission of NETsilicon.
Copyright Notice
© 2000 NETsilicon, Inc.
Printed in the United States of America. All rights reserved.
Trademarks
ARM is a registered trademark of Advanced RISC Machines, Limited.
Green Hills Software and the Green Hills logo are trademarks, and MULTI is a registered trademark of
Green Hills Software, Inc.
NETsilicon, the NETsilicon logo and NET+Works are trademarks of NETsilicon, Inc.
NET+ARM is a trademark of ARM Limited and is exclusively sublicensed to NETsilicon, Inc.
pSOS+ and pRISM+ are trademarks of Wind River Systems, Inc.
VxWorks is a registered trademark and Tornado is a trademark of Wind River Systems, Inc.
All other brand and product names are trademarks, service marks, registered trademarks, or registered service marks of their respective companies.
Customer Support
We invite your comments and recommendations about both our products and our documentation.
In the event that you have a question or technical problem with this product, you can contact us as follows:
Documentation Comments
Technical Support
NETsilicon Home Page
Online Problem Reporting [email protected]
Phone: (800) 243-2333 / (781) 647-1234
Fax: (781) 893-1338
Email: [email protected]
www.netsilicon.com
www.netsilicon.com/5supp_set/bug_report.htm
If you want to address a specific technical issue with the product, use the bug reporting system indicated as the online problem reporting. After the information entered into this system is analyzed, an engineer will call you regarding the problem.
Jumper and Component Guide Table of Contents
1. Jumpers and Components .............................................. 1-1
Chip Select Configuration ...................................................................... 1-2
2. Development Board Schematics ..................................... 2-1
3. NET+Works Development Board Bill of Materials ..... 3-1
1. Jumpers and Components
Scope
Features
This document provides a hardware description of the 3V NET+Works Hardware
Development Board.
The NETsilicon 3V NET+Works Hardware Development Board provides the following basic components:
• 33 MHz NETsilicon NET+ARM
• 18.432 MHz Crystal Oscillator
• ARM JTAG ICE Port
• 2 LED Indicators
• 2 ASYNC Serial Ports
• 2 IEEE-1284 Parallel Ports
• 10/100BaseT Ethernet Port
• 8Kx8 EEPROM
• 8M DRAM (FP, EDO) or 32M SDRAM
• 1M, 2M, 4M Flash Options
• 1M OTP (Optional)
• Netsilicon ENI Interface (x16 Shared RAM)
• Bootstrap Configuration DIP Switches
• Prototype Board Receptacle
• Headers for HP Emulator POD Connection
1. Jumpers and Components -1
Chip Select Configuration
The various peripheral devices are connected to specific chip-selects on the
NET+ARM chip. The base address for each chip select must be configured using
NET+ARM internal registers.
Chip Select
CS0
CS1
CS2
CS3
CS4
Peripheral Maximum Size
OTP / Flash
DRAM Bank 1
DRAM Bank 2
EEPROM
Prototype Receptacle
4M Bytes
16M Bytes
16M Bytes
8K Bytes
32M Bytes
Table 1 - Chip Select Configuration
1. Jumpers and Components -2
Jumpers
The following list defines the various jumpers and their designations. The default position for most applications should be jumper between pins 1 and 2.
Jumper
JP10
JP11
JP12
JP13
JP14
JP1
JP6
JP7
JP9
Connectors
Purpose
1-2 Serial B DTR / 2-3 DREQ2* to Expansion Connector
1-2 Serial A TXCLK Output / 2-3 Input
1-2 Serial B TXCLK Output / 2-3 Input
1-2 Serial B DCD / 2-3 DONE2* to Expansion Connector
1-2 Serial A DSR / 2-3 Expansion Board Installed Indicator
1-2 Serial B DSR / 2-3 DACK2* to Expansion Connector
1-2 Serial B CTS to DB25 / 2-3 Serial B CTS to P16
1-2 Serial B RTS to DB25 / 2-3 Serial B RTS to P16
1-2 CS4* for Serial Board Configuration ID / 2-3 Expansion Connector
Table 2 - Jumpers
The following list defines the various connectors and their designations:
J2
J5
J14
J15/J16
J17/J18
P2
P5
RJ45
5 Pin DIN
96 PIN DIN
Dual 10x2
Dual 10x2
10/100BaseT Ethernet (Level 1 PHY)
Power Connector
Expansion Connector
Serial Port A EIA Option Board
Serial Port B EIA Option Board
14 Pin Header ARM ICE Port
Dual DB25-F 1284 Ports 1 and 2
1. Jumpers and Components -3
SW1
SW2
SW3
SW4
RN5
RN6
RN7
RN8
P7
P8
P9
P16
P17-P26
P27
P28
P29
Dual DB25-M Serial Ports 1 and 2
Header 3x8
Header 3x8 x16 vs. x32 bit DRAM configuration x16 vs. x32 bit DRAM configuration
50 Pin Ribbon ENI Interface Connector
20 Pin Header HP Logic Analyzer Interface PODs
Header 3x8
Header 3x8
Header 3x8 x16 vs. x32 bit FLASH configuration x16 vs. x32 bit FLASH configuration x16 vs. x32 bit FLASH configuration
Switch 8 POS Bootstrap Configuration
Switch 8 POS Bootstrap Configuration
Switch 8 POS Bootstrap Configuration
Switch 8 POS Bootstrap Configuration
Res SIP 1.0K
Install for ENI Mode Only
Res SIP 1.0K
Install for 1284 Mode Only
Res SIP 1.0K
Install for 1284 Mode Only
Res SIP 1.0K
Install for ENI Mode Only
Table 2: Connectors
Switches
The list on the following page defines the various switches and their designations:
1. Jumpers and Components -4
Switch
PULINT
EPACK
RES1
DMAE
IOC
DINT2
WROC
PSIO
BUS32
PCM0
PCM1
PCM2
CS00
CS01
EARB
ARMD
LEND
FLASH
OTP
ENI
1284
Normal
Normal
Normal
Normal
Normal
Normal
Normal
Normal
Don’t use
OFF (1)
Mode PCM0
ON (0)
32-bit Mode
PCM1 PCM2
1284
ENI
MIO
OFF (1)
ON (0)
OFF (1)
ON (0)
ON (0)
ON (0)
ON (0)
OFF (1)
OFF (1)
Type CS00 CS01
Disabled
32-bit SRAM
32-bit DRAM
16-bit SRAM
ON (0)
OFF (1)
ON (0)
OFF (1)
Internal Bus Arbiter
ARM CPU Enabled
Big Endian Mode
Disable Flash
Disable OTP
Mode ENI
ON (0)
ON (0)
OFF (1)
OFF (1)
External Bus Arbiter
ARM CPU Disabled
Little Endian Mode
Enable Flash
Enable OTP
1284
Do Not Use
1284
ENI
ON (0)
OFF (1)
ON (0)
ON (0)
ON (0)
OFF (1)
1. Jumpers and Components -5
Do Not Use OFF (1)
Table 3 - SW1/2/3/4 Settings
OFF (1)
Prototype Receptacle
The 3V NET+Works Hardware Development Board supports a 96 PIN Eurocard style connector that can be used for quick prototyping. The NET+ARM address, data, and control buses are routed through this connector allowing expansion hardware to reside on another expansion card.
The Prototype interface connector supports a single NET+ARM chip-select. This single chip-select can address up to 32M bytes of memory on the expansion card.
The Prototype interface connector has access to 2 NET+ARM DMA channels. These signals allow for full-duplex DMA between the Prototype board and the expansion board. The DMA operation can use either memory-to-memory or fly-by operations.
The Prototype interface connector provides the necessary signals to support a DMA bus master on the expansion card.
Ethernet Interface
The 10/100 version of the 3V NET+Works Hardware Development Board provides a full-duplex 10/100Mbit Ethernet Interface using the Enable 3V PHY chip.
The Enable 3V PHY interfaces to the NET+ARM chip using the standard MII interface.
The Enable 3V PHY LEDL (link indicator) signal is connected to the NET+ARM
PORTC6 GPIO signal. The PORTC6 input can be used to determine the current
Ethernet link status. (The MII interface can also be used to determine the current
Ethernet link status).
The Enable 3V PHY RESET* signal is connected to the NET+ARM PORTC4 GPIO signal. The PORTC4 signal can be driven low to provide a hard reset to the 3V.
The Enable 3V PHY MDINT* signal is connected to the NET+ARM PORTC0 GPIO signal. The PORTC0 input can be configured to generate an interrupt on the high to low transition of MDINT*, if desired. The MDINT* signal provides an interrupt indicator from the 3V device. Usage of interrupts is not required.
1. Jumpers and Components -6
1284 Parallel Port Interface
The 3V NET+Works Hardware Development Board can be configured to operate using either the 1284 Parallel Ports or the ENI Interface, however, both interfaces cannot be used at the same time.
In order to configure the 1284 Parallel Port Interface to work on the 3V NET+Works
Hardware Development Board, the following must be done.
• The PCM0:2 bits on the SW3 switch block must be set to the OFF, ON, ON position
(see Table 3).
• The DPO switch on SW4 must be set to the OFF position
• The 1284 switch on SW4 must be set to the ON position
• RN5, 8 must be removed ( 1.0
K resistor network)
• RN6, 7 must be installed ( 1.0
K resistor network)
On power up, the 1284 Control Transceivers are tri-stated in order to avoid glitching the 1284 control interface signals. The control interface signals must be enabled by firmware. Enabling the 1284 control transceivers is accomplished by simply setting the NET+ARM GPIO signal PORTC3 to the low state. The PORTC3 GPIO signal can remain low forever.
1. Jumpers and Components -7
ENI Interface
The 3V NET+Works Hardware Development Board can be configured to operate using either the 1284 Parallel Ports or the ENI Interface, however, both interfaces cannot be used at the same time.
In order to configure the ENI Interface to work on the 3V NET+Works Hardware
Development Board, the following must be done.
• The PCM0:2 bits on the SW3 switch block must be set to the ON, ON, OFF position (see Table 3).
• The DPO switch on SW4 must be set to the ON position
• The 1284 switch on SW4 must be set to the OFF position
• RN5,8 must be installed ( 1.0
K resistor network)
• RN6,7 must be removed ( 1.0
K resistor network)
1. Jumpers and Components -8
2. Development Board Schematics
The following pages show the schematic drawings for the 3V NET+Works Hardware
Development Board.
2. Schematics-1
CONFIDENTIAL MATERIAL TO Netsilicon, Inc.
NOTES:
1. ALL RESISTOR VALUES ARE IN OHMS AND IN THE 0603 SIZE UNLESS OTHERWISE NOTED
2. ALL RESISTOR VALUES ARE 5% UNLESS OTHERWISE NOTED
3. ALL CAPACITORS ARE RATED IN uFARADS AND IN THE 0603 SIZE UNLESS OTHERWISE NOTED
4. ALL CAPACITORS ARE RATED AT 50 VDC OR HIGHER UNLESS OTHERWISE NOTED
5. LAST USED: SEE N0E25001.SCH FOR LAST USED.
SP1
FID
SP2
|link
|S2NCCPT2.SCH
|S2NCCPT3.SCH
|S2NCCPT4.SCH
|S2NCCPT5.SCH
|S2NCCPT6.SCH
|S2NCCPT7.SCH
|S2NCCPT8.SCH
|S2NCCPT9.SCH
|S2NCCPTA.SCH
|S2NCCPTB.SCH
SP3 SP4 SP5 SP6
FID FID FID
GLOBAL FUDUCIALS
FID
Z1 Z2 Z3 Z4
FID
MT_125 MT_125 MT_125
TOOLING HOLES
MT_125
BOARD REVISIONS
09/28/98 1927000 S2 REV A
09/28/98 1927001 S2 REV B
S2NCCPT
LARGE BOX NET+ARM
DEVELOPMENT BOARD
Synchronous Memory Support
BOARD REV NOTES
REV B PCB ADDS R227 ON SH.B TO ARTWORK
ADDS SW1 PUSH BUTTON FOR RESET
CORRECTS USA PIN 3 & 4 REVERSAL.
INCORPERATES TA- & TEA- PULLUPS TO 500 OHMS.
SHEET REV NOTES
* INDICATES ARTWORK NOT UPDATED.
REV B SH.2 ADDS RP1_ECO(TA- & TEA- PULL-UP),& OMIT ON R143
*
REV C ADDS PUSH BUTTON RESET SWITCH.
REV D ADDS EXTERNAL OSCILLATOR OPTION FOR NETARM 15/40
* REV E ADDS 2.5V OR 3.3V OPTION AS NETARM CORE POWER SOURCE
* REV B SH.3 CHANGES A13 ON U740.23 & P9.13 TO A21
* REV B SH.5 ADDS C444 FROM U440.56 TO GND.
* REV C ADDS GATE DELAY FOR TS- INSTEAD OF C444
REV B SH.6 CHANGES 4.7K SIP TO 1.0K(RN5 & 8)
REV B SH.7 ADDS NOTES TO OMIT C75 & C82.
REV C CHANGES 4.7K SIP TO 1.0K(RN6 & 7)
* REV B SH.8 ADDS EMI ADJUSTMENT NEAR P7 DUAL D
* REV B SH.9 ADDS 2.5V POWER SOURCE OPTION
* REV B SH.A ADDS NOTE TO U7A SPARES
REV B SH.B Adds R227(1.5K) Pullup to Signal MDIO.
REV C UPDATES R227 NOTE.
REV D CHANGES ENABLE TO LUCENT ON 10/100 PHY
SHEET DESCRIPTION
SH. # REV.
DESCRIPTION
1. H Cover SheeT
2. E NET+ARM/NCC
3. B DRAM Memory
4. A Emulator Headers & Clamping Diodes
5. C Flash & OTP Memory
6. B DPO(50 Pin Nanopulse)
7. C Parallel Ports 1 & 2
8. B EIA530 Serial Ports 3 & 4
9. B Power, Spares, & EE Memory
A. B System Bus Expansion & Dipswitches
B. D Ethernet Front End; 10/100BaseTX
DESIGNER: Don Stone
NETsilicon, Inc., Waltham, Ma. 02452-8414
Title
NET+ARM COVER SHEET
Size Document Number REV
B S2NCCPT1.SCH
H
Date: August 2, 1999 Sheet 1 of 11
3,5,9,8,A D[0..31]
D[0..31]
ALL NCC SIGNALS GO TO
SH.4 EMULATOR HEADERS.
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
141
142
145
146
147
148
149
150
151
152
153
154
155
159
160
161
162
124
125
126
127
128
129
132
133
134
135
136
137
138
139
140
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
DATA8
DATA9
DATA10
DATA11
DATA12
DATA13
DATA14
DATA15
DATA16
DATA17
DATA18
DATA19
DATA20
DATA21
DATA22
DATA23
DATA24
DATA25
DATA26
DATA27
DATA28
DATA29
DATA30
DATA31
U100
NCC15_QFP208
INPUTS MUST BE HELD AT 3.3V LEVELS
WHEN USING NETA15/40
3,5,9,A
A[0..25]
A[0..25]
C104
4.7uF
VCDD CAN BE 3.3V OR 2.5V. SEE SH.9
PLACE A BYPASS CAP. NEAR EACH VCCCO
PIN.
VCC
4
3.3V
C109
OMIT
15/40
OSC
Y1A
CY1
C110
.1
2
GND
15/40
EP2600TTS33.1776
ECO ON REV B PCB
ICERST-
R143 0
OMIT
3.3V
C113
4.7uF
PLACE ONE 4.7uF ON OPPOSITE CORNERS OF
U100.
3.3V
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
99
100
101
102
103
106
107
108
109
110
111
112
113
114
115
116
117
88
89
90
91
92
93
94
95
96
97
98
A0/PULINT
A1/EPACK
A2/RES’D
A3/DMAE
A4/I_OC
A5/DINT2
A6/WR_OC
A7/PSIO
A8/(32BIT_BUS)
A9/OP2/FACT
A10/OP1/TEST
A11/OP4/TR
A12/OP5/PARA0
A13/OP7/PARA1
A14/OP6/BYP
A15/MEDIA0
A16/MEDIA1
A17/2SER
A18/1SER
A19/EBUSR
A20/PCM0
A21/PCM1
A22/PCM2
A23/32SBOOT
A24/D_BOOT
A25/(BLAST)/IAR
A26/CS0WE/D_ARM
A27/CS0OE/END_N
5,A
A
BOOT ROM FLASH
BOOT ROM FLASH/OTP
RNET8_1.0K_SM10
BISTEN-
SCANEN-
PLLTST-
1
2
3
4
5
R1
R2
R3
R4
CO
R8
R7
R6
3.3V
CO R5
10
9
8
7
6
RP1
5,A
5,A
A
TS-
TA-
TEA-
TS-
TA-
TEA-
CS0WE-
CS0OE-
3.3V
R59
R60
1.0K
1.0K
A
A
A
3,A
3,A
3,A
3,A
Y1A
OUT
3
R218 0
15/40 A
BR-
BG-
BUSY-
BE0-
BE1-
BE2-
BE3-
167
168
169
120
121
122
123
BR
BG
BUSY
BE0
BE1
BE2
BE3
E/D
1
RW-
12.1
Y1
3,A
3,A
WE-
OE-
18.432MHZ_FPX_SM
C111
.01
FRC
XTAL1
XTAL2
PLLPF
163
164
165
166
190
189
178
179
181
RW
TS
TA
TEA
WE
OE
XTAL1
XTAL2
PLLLPF
R1 100
FGND 180
P2 EMBEDDED ICE
14
12
13
11
10
8
6
4
2
9
7
5
3
1
R158 10K
HEADER 7X2
R54 0
BDP13
3.3V
REVA-B PCB: NO C116-117
& CVDD.
VCCCO=3.3V ONLY
SB1 BEAD_1806
C116
C117
3.3V
.1
.1
C112
.1
CVDD
PLLVDD
PLLVSS
PLLTST-
BISTEN-
SCANEN-
TDO
TCK
TMS
TDI
RST-
C100
C101
.1
.1
175
176
177
184
185
170
173
172
171
174
C102
C103
PLLAGND
PLLVDD
PLLVSS
PLLTST
BISTEN
SCANEN
TDO
TCK
TMS
TDI
TRST
.1
.1
CVDD
V
C
C
C
O
2
6
V
C
C
C
O
7
8
V
C
C
C
O
1
3
0
V
C
C
C
O
1
8
2
V
C
C
P
Y
3
6
V
C
C
P
Y
5
2
V
C
C
P
Y
6
4
V
C
C
P
Y
1
0
4
V
C
C
P
Y
1
4
3
V
C
C
P
Y
1
8
6
3.3V
G
N
D
C
O
2
7
G
N
D
C
O
PLACE C116-117 NEAR PINS 52 & 157; C100-103 AT VCCCO PINS
7
9
G
N
D
C
O
G
N
D
C
O
1
3
1
1
8
3
G G
N
D
P
N
D
P
Y Y
G G
N
D
P
N
D
P
Y Y
G G
N
D
P
N
D
P
Y Y
3
7
5
3
6
5
1
0
5
1
4
4
1
8
8
MDC/LB
MDIO/UTPSTP
TXCLK
TXD0/TXD
TXD1/PDN
TXD2/NTHRES
TXD3/THIN
TXER/LINKDIS
TXEN
COL/TXCOL
CRS/RXCRS
RXCLK
RXD0/RXD
RXD1/MANSEN
RXD2/JABBER
RXD3/REVPOL
RXER/LINKLED
RXDV/AUTMAN
CLAMPING DIODES
FOR THESE INPUTS
ARE ON SH.4
PDATA0
PDATA1
PDATA2
PDARA3
PDATA4
PDATA5
PDATA6
PDATA7
POE1/PDATA8
POE2/PDATA9
POE3/PDATA10
POE4/PDATA11
PCC1/PDATA12
PCC2/PDATA13
PCC3/PDATA14
PCC4/PDATA15
PCD1/PACK
PCD2/PEN
PCD3/PI1
(DQIO)/PCD4/PI2
ACK1/PA0
ACK2/PA1
ACK3/PA2
ACK4/PA3
BUSY1/PA4
BUSY2/PA5
BUSY3/PA6
BUSY4/PA7
PE1/PA8
PE2/PA9
PE3/PA10
PE4/PA11
SEL1/PA12
SEL2/PA13/DRQI
SEL3/PA14/DRQO
SEL4/PA15/DACK
FAULT1/PA16
FAULT2/PCS
FAULT3/PRW
FAULT4/PBRW
RESET
A7/TXDA
A6/DTRA/DRQ1
A5/RTSA
A4/OUT1A/RXCA
A3/RXDA
A2/DSRA/DAK1
A1/CTSA
A0/DCDA/DON1
B7/TXDB
B6/DTRB/DRQ2
B5/RTSB
B4/OUT1B/RXCB
B3/RXDB
B2/DSRB/DAK2
B1/CTSB
B0/DCDB/DON2
C7/OUT2A/TXCA
C6/RIA/SRESET
C5/OUT2B/TXCB
C4/RIB/HRESET
C3/MX/PE/INT3
C2/LED1/INT2
C1/LED2/INT1
C0/TMS,INT0
14
15
16
17
18
19
20
21
22
23
24
25
9
35
10
11
12
13
3
4
5
6
7
8
200
201
202
203
204
205
206
207
2
28
29
30
31
34
33
32
158
76
75
74
73
72
71
70
69
85
84
83
82
81
80
77
68
67
66
38
39
40
41
42
43
44
45
46
47
48
49
50
51
54
55
56
57
58
59
60
61
62
63
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
DREQ1-
PD[0..7]
G G
N
D
A
N
D
A
C C
G G
N
D
A
N
D
A
C C
(SRAS)/CAS3
(SCAS)/CAS2
SWE/CAS1
SA10(AP)/CAS0
RAS4/CS4
RAS3/CS3
V
C
C
A
C
RAS2/CS2
RAS1/CS1
CS0
V V
C
C
A
C
C
A
C C
V
C
C
A
C
BCLK
199
198
197
196
195
194
193
192
191
187
BCLK
R149
1
1
5
7
1
1
9
8
7
C108
.1
.1
2
0
8
1
5
6
1
1
8
8
6
C107
VCCA3
VCCA4
VCCA1
VCCA2
SB2 BEAD_1806
SB3
3.3V
15
TXDA
DTRA
RTSA
SB4
SB5
ELBK
EUTP
ETCLK
ETXD
EPDN-
ENTH
THIN
ELINK
ETEN
ECOL
ECD
ERCLK
ERXD
MANSEN
EJAB
ERPOL
LINK-
AUTMAN
PD[0..7]
POE1-
POE2-
PD10
PD11
PCC1
PCC2
PD14
PD15
PCD1
PCD2
PINT1-
PINT2-
ACK1-
ACK2-
PA2F
PA3F
BUSY1
BUSY2
PA6F
PA7F
PE1
PE2
PA10F
PA11F
SELI1
SELI2
PA14F
PA15F
FAULT1-
FAULT2-
PRWF-
PBRW-
A
6
PORTC0
CAS3-
CAS2-
CAS1-
CAS0-
CS4-
CS3-
RAS2-
RAS1-
CS0-
SYSCLK
C105
.1
C106
.1
RST-
3.3V
3
3
3
3
A
9
3
3
B
Title
100BT
DRAM D8-15
DRAM D0-7
DRAM BANK2
DRAM BANK1
SER. MONITOR
USES PORT 4
6 DPO-NANOFLEX
7 1284 P1, P2
REV A:U5A PINS 3 & 4 REVERSED ON ARTWORK
R3
1.0K
1
DRAM D24-31
DRAM D16-23
U5A
GND
RST
+V
MR
4
3
MAX811_SOT143
RESET
RXCA
RXCA
RXDA
DACK1-
DSRAEXB-
DONE1-
CTSA
DCDA
TXDB
6
SERIAL
PORTS
DREQ2-
DTRBDQ2-
RXCB
RTSB
RXCB
RXDB
8
DACK2-
DSRBAK2-
DONE2-
TXCA
CTSB
DCDBDN2-
TXCB
LEDY-
LEDG-
TXCA
PORTC6
TXCB
A,B TMS RESET OR LINK-
HRESET-
E1284B-
A,B EXP.CONN.& 100BT
A ENB 1284 BUFFERS
A,B TMS or LEVEL1 INT.
R6
DL2
LED_DY
DL1
LED_DG
EXP.CONN./SERIAL CONIF.
EE
5,A FLASH,EXP.CONN.
3,5,A DRAM,FLASH,EXP.CONN.
A
VCC
C5
.1
1.0K
FRESET-
C114
.001
LEDY-
LEDG-
NET+ARM Controller ASIC
REV B
RESET
SW_PB
RESET-
6,A
RST-
YELPU
GRNPU
SW5
EXPANSION
BOARD CONN.
5,A
R7
220
R8
3.3V
220
LED DISPLAY
NETsilicon, Inc., Waltham, MA 02452-8414
Size Document Number
B S2NCCPT2.SCH
REV
E
Date: August 3, 1999 Sheet 2 of 11
ADD U710A & U730A FOR 32 BIT
D[0..31]
2 D[0..31]
2
2
A[1..13]
A[21..23]
A[1..13]
A[21..23]
SA0
SA1
SA2
SA3
SA4
SA5
SA6
23
24
25
26
29
30
31
SA7
SA8
32
33
SA9
CAS0F-
34
22
SA11
SA12
SA13
35
21
20
36
40
BE3F-
BE2F-
39
15
CAS1F-
16
CAS3F-
CAS2F-
RAS1F-
18
17
19
38
37
U750
A0
A1
A2
A3
A4
A5
A6
64M
A7
A8
A9
A10/AP
A11
A12/BS1
A13/BS0
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
NC
NC
DQMU
DQML
VCCQ
VCCQ
VCCQ
VCCQ
VCC
VCC
VCC
WE
RAS
CAS
CS
CLK
CKE
GNDQ
GNDQ
GNDQ
GNDQ
GND
GND
GND
SD64MX16_TSOP54
52
46
12
6
54
41
28
49
43
9
3
27
14
1
13
42
44
45
47
48
50
51
53
2
4
5
7
8
10
11
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
VQB3
VQB2
3.3V
SDCKE
SA0
SA1
SA2
SA3
SA4
SA5
SA6
23
24
25
26
29
30
31
SA7
SA8
32
33
SA9
CAS0F-
34
22
SA11
SA12
SA13
35
21
20
BE1F-
BE0F-
36
40
39
15
CAS1F-
16
CAS3F-
CAS2F-
RAS1F-
18
17
19
38
37
U760
A0
A1
A2
A3
A4
A5
A6
64M
A7
A8
A9
A10/AP
A11
A12/BS1
A13/BS0
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
2
4
5
7
8
10
11
13
42
44
45
47
48
50
51
53
NC
NC
DQMU
DQML
VCCQ
VCCQ
VCCQ
VCCQ
VCC
VCC
VCC
WE
RAS
CAS
CS
CLK
CKE
GNDQ
GNDQ
GNDQ
GNDQ
GND
GND
GND
SD64MX16_TSOP54
52
46
12
6
54
41
28
49
43
9
3
27
14
1
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
VQB1
2 OE-
WE-
RAS1-
RAS2-
CAS0-
CAS1-
CAS2-
R11 56
R12
R13
R1011 56
RAS2F-
R77 56
R78
R15
R16
2
CAS3-
3.3V
R1020 2.4K
56
56
56
56
56
OEF-
WEF-
RAS1F-
CAS0F-
CAS1F-
CAS2F-
CAS3F-
BE0F-
VQB0
2
2
R1021 2.4K
R1022 2.4K
R1023 2.4K
BE0-
BE1-
BE2-
BE3-
R1015 56
R1016 56
R1017 56
R1018 56
BE1F-
BE2F-
BE3F-
BE0F-
BE1F-
BE2F-
BE3F-
SA[0..14]
R1019 1.0K
3.3V
SYSCLK 2
SA10
SA11
A1 or 10
A12 or 13
C710
.1
D7
D6
D5
D4
D3
D2
D1
D0
A22_23 32
A21_22
A8
31
30
A7
A6
A5
A4
A3
A2
SA10
29
28
27
24
23
22
21
38
RAS1F-
CAS0F-
WEF-
3.3V
C711
.1
10
9
8
7
5
4
3
2
14
18
35
17
13
12
1
6
25
39
50
45
26
U710A
A9/11
A8/10
A7/9
A6/8
A5/7
A4/6
A3/5
A2/4
A1/3
A0/2
-/CAL
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
-/RAS
RAS/N
CAL/N
WE/N
-/WE
-/VDD
VDD
VDD
VDD
-/VSS
VSS
VSS
VSS
N/A1
N/A0
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
-/CAH
CAH/N
OE/N
N/OE
NC
NC
NC
NC
20
19
49
48
47
46
44
43
42
41
37
34
33
36
11
15
16
40
16/64MX16_TSOP50
SA11
A9
D15
D14
D13
D12
D11
D10
D9
D8
CAS1F-
OEF-
2/8MEG BYTES
C730
.1
D7
D6
D5
D4
D3
D2
D1
D0
A22_23 32
A21_22
A8
31
30
A7
A6
A5
A4
A3
A2
SA10
29
28
27
24
23
22
21
38
RAS2F-
CAS0F-
WEF-
3.3V
C731
.1
10
9
8
7
5
4
3
2
14
18
35
17
13
12
1
6
25
39
50
45
26
U730A
A9/11
A8/10
A7/9
A6/8
A5/7
A4/6
A3/5
A2/4
A1/3
A0/2
-/CAL
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
-/RAS
RAS/N
CAL/N
WE/N
-/WE
-/VDD
VDD
VDD
VDD
-/VSS
VSS
VSS
VSS
N/A1
N/A0
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
-/CAH
CAH/N
OE/N
N/OE
NC
NC
NC
NC
20
19
49
48
47
46
44
43
42
41
37
34
33
36
11
15
16
40
16/64MX16_TSOP50
SA11
A9
D15
D14
D13
D12
D11
D10
D9
D8
CAS1F-
OEF-
2/8MEG BYTES
A5
SA4
A6
A6
SA5
A7
A7
SA6
A8
A8
SA7
A9
A1
SA0
A2
A2
SA1
A3
A3
SA2
A4
A4
SA3
A5
1
2
3
P8
1
2
3
4
5
6
4
5
6
7
8
9
7
8
9
10
11
12
10
11
12
13
14
15
13
14
15
16
17
18
16
17
18
19
20
21
19
20
21
22
23
24
22
23
24
HDR3X8
DRAM
P8-9
16 BIT
32 BIT
A9
SA8
A10
A10
SA9
A11
1
2
3
P9
1
2
3
4
5
6
4
5
6
A1
SA10
A10
7
8
9
7
8
9
A12
SA11
A13
10
11
12
10
11
12
A21 **
13
SA12
A22
14
15
13
14
15
A22
SA13
A23
16
17
18
16
17
18
A21
SA14
A22
19
20
21
19
20
21
22
23
24
22
23
24
HDR3X8
OR
A2
A3
A4
A5
A6
A7
A8
A9
25
26
27
60
61
62
63
64
A10
A11
65
66
CAS0F-
A21 **
24
23
A22 22
BE0F-
BE1F-
BE2F-
BE3F-
16
71
28
59
CAS3F-
CAS2F-
RAS1F-
CAS1F-
19
18
20
17
68
67
73
70
69
57
30
21
14
6
12
32
38
46
52
78
84
44
58
72
86
U740
CLK
CKE
NC
NC
NC
NC
NC
NC
NC
GNDQ
GNDQ
GNDQ
GNDQ
GNDQ
GNDQ
GNDQ
GNDQ
GND
GND
GND
GND
A0
A1
A2
A3
A4
64M
A5
A6
A7
A8
A9
A10/AP
A11/BS1
A12/BS0
D0
D1
D2
D3
D4
DQM0
DQM1
DQM2
DQM3
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
RAS
CAS
CS
WE
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
VCCQ
VCCQ
VCCQ
VCCQ
VCCQ
VCCQ
VCCQ
VCCQ
VCC
VCC
VCC
VCC
SD64MX32_TSOP86
81
75
55
49
41
35
9
3
43
29
15
1
47
48
50
51
53
54
56
36
37
39
40
42
45
74
76
77
79
80
82
83
85
31
33
34
2
4
5
7
8
10
11
13
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
C740
.1
C741
.1
C742
.1
C743
.1
32 BIT SDRAM U740 64M
** REV A & B PCB’S HAVE A13 TO SDRAM BANK SELECT; SHOULD BE A21.
A21_22
A22_23
A9
SA14
SA13
R1029 0
16M
R1031 0
64M
R1026 0
16M
R1028 0
64M D23
D22
D21
D20
D19
D18
D17
D16
A8
A7
A6
A5
A4
A3
A2
RAS1F-
CAS2F-
WEF-
3.3V
BEAD_0805_751
TB8
VQB1
TB9
VQB3
TB10
VQB2
TB11
VQB0
C700
.1
3.3V
C701
.1
9
8
7
5
4
3
2
14
18
35
17
13
12
1
6
32
31
30
29
28
27
24
23
22
21
38
10
25
39
50
45
26
U700A
A9/11
A8/10
A7/9
A6/8
A5/7
A4/6
A3/5
A2/4
A1/3
A0/2
-/CAL
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
-/RAS
RAS/N
CAL/N
WE/N
-/WE
-/VDD
VDD
VDD
VDD
-/VSS
VSS
VSS
VSS
N/A1
N/A0
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
-/CAH
CAH/N
OE/N
N/OE
NC
NC
NC
NC
20
19
49
48
47
46
44
43
42
41
37
34
33
36
11
15
16
40
16/64MX16_TSOP50
A9
D31
D30
D29
D28
D27
D26
D25
D24
CAS3F-
OEF-
2/8MEG BYTES
C744
.1
C745
.1
OR
TB8-11, C740-745 ARE
SHARED WITH U750-760
A8
A7
A6
A5
A4
A3
A2
SA10
D23
D22
D21
D20
D19
D18
D17
D16
RAS2F-
CAS2F-
WEF-
3.3V
C720
.1
C721
.1
A21_22
A22_23
9
8
7
5
4
3
2
14
18
35
17
13
12
1
6
32
31
30
29
28
27
24
23
22
21
38
10
25
39
50
45
26
U720A
A9/11
A8/10
A7/9
A6/8
A5/7
A4/6
A3/5
A2/4
A1/3
A0/2
-/CAL
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
-/RAS
RAS/N
CAL/N
WE/N
-/WE
-/VDD
VDD
VDD
VDD
-/VSS
VSS
VSS
VSS
N/A1
N/A0
DQ15
DQ14
DQ13
DQ12
DQ11
DQ10
DQ9
DQ8
-/CAH
CAH/N
OE/N
N/OE
NC
NC
NC
NC
20
19
49
48
47
46
44
43
42
41
37
34
33
36
11
15
16
40
16/64MX16_TSOP50
A9
D31
D30
D29
D28
D27
D26
D25
D24
CAS3F-
OEF-
2/8MEG BYTES
EDO/FPM 16/32 BITS 16M/64M
NETsilicon, Inc., Waltham, Ma. 02452-8414
Title
NET+ARM Dram Memory
Size Document Number
B S2NCCPT3.SCH
REV
B
Date: June 18, 1999 Sheet 3 of 11
D[0..31]
D[0..31]
2
BE2-
BE0-
RST-
A[0..25]
D30
D28
D26
D24
D22
D20
D18
D16
P17
1
3
5
7
9
11
13
15
17
19
2
4
6
8
10
12
14
16
18
20
HEADER 10X2
D31
D29
D27
D25
D23
D21
D19
D17
TS-
RST-
A24
A22
A20
A18
A16
P19
1
3
5
7
9
11
13
15
17
19
2
4
6
8
10
12
14
16
18
20
HEADER 10X2
A[0..25]
CS0WE-
BE3-
BE1-
CS0OE-
A25
A23
A21
A19
A17
D14
D12
D10
D8
D6
D4
D2
D0
P18
1
3
5
7
9
8
10
11 12
2
4
6
13
15
14
16
17
19
18
20
HEADER 10X2
TA-
D15
D13
D11
D9
D7
D5
D3
D1
A14
A12
A10
A8
A6
A4
A2
A0
P20
1
3
5
7
9
11
13
8
10
12
14
2
4
6
15
17
16
18
19 20
HEADER 10X2
CLKP20
A15
A13
A11
A9
A7
A5
A3
A1
Header Pin Numbering
1
3 o o o 2 o 4
CAS2-
CAS0-
CS3-
RAS1-
WE-
BUSY-
BR-
RW-
P26
1
3
5
7
2
4
6
8
9
11
10
12
13
15
14
16
17
19
18
20
HEADER 10X2
SYSCLK
CAS3-
CAS1-
CS4-
RAS2-
CS0-
OE-
BG-
TEA-
EMULATOR HEADERS/2mm
WPP20
WIRE_PAD
PINT1-
ACK1-
PA2F
BUSY1
PA6F
PE1
PA10F
SELI1
ELBK
ETXD
ENTH
ELINK
ECOL
MANSEN
ERPOL
LINK-
P21
1
3
5
7
9
8
10
11 12
2
4
6
13
15
14
16
17
19
18
20
HEADER 10X2
ACK1-
PA2F
BUSY1
PA6F
PE1
PA10F
SELI1
P23
1
3
5
7
9
11
13
8
10
12
14
2
4
6
15
17
16
18
19 20
HEADER 10X2
CLKP23
PINT2-
ACK2-
PA3F
BUSY2
PA7F
PE2
PA11F
PCD2
PINT2-
ACK2-
PA3F
BUSY2
PA7F
PE2
PA11F
ETCLK
EUTP
EPDN-
THIN
ETEN
ECD
ERXD
EJAB
AUTMAN
LEDG-
E1284B-
TXCB
TXCA
CTSB
RXDB
RTSB
TXDB
WPP23
WIRE_PAD
PA14F
FAULT1-
PRWF-
PCD1
DTRA
RXCA
DSRAEXB-
DCDA
TXCB
TXCA
CTSB
RXDB
P22
1
3
5
7
9
11
13
15
17
19
8
10
12
2
4
6
14
16
18
20
HEADER 10X2
PORTC0
PORTC6
DCDBDN2-
DSRBAK2-
RXCB
DTRBDQ2-
ERCLK
PORTC0
LEDY-
HRESET-
PORTC6
DCDBDN2-
DSRBAK2-
RXCB
DTRBDQ2-
WPP24
WIRE_PAD
PA14F
FAULT1-
PRWF-
DTRA
RXCA
DSRAEXB-
DCDA
P24
1
3
5
7
9
11
13
8
10
12
14
2
4
6
15
17
16
18
19 20
HEADER 10X2
SELI2
PA15F
CLKP24
PBRW-
FAULT2-
SELI2
PA15F
PBRW-
FAULT2-
RXDA
CTSA
TXDA
RTSA
RXDA
CTSA
POE2-
PD11
PCC2
PD15
PD1
PD3
PD5
PD7
POE2-
PD11
PCC2
PD15
P25
1
3
5
7
9
11
13
8
10
12
14
2
4
6
15
17
16
18
19 20
HEADER 10X2
CLKP25
PD0
PD2
PD4
PD6
POE1-
PD10
PCC1
PD14
POE1-
PD10
PCC1
PD14
WPP25
WIRE_PAD
PD[0..7]
PD[0..7]
D100
PD0
PD1
PD2
PD3
D101
PD4
PD5
D102
D103
PD6
PD7
DDIODE_SCH_SOT23
POE1-
PD10
D104
PCC1
PD14
D105
POE2-
PD11
D106
PCC2
PD15
D107
PINT2-
ACK1-
D108
ACK2-
PA2F
D109
PA3F
BUSY1
D110
BUSY2
PA6F
D111
D112
PA7F
PE1
PE2
PA10F
D113
PA11F
SELI1
D114
PA14F
SELI2
D115
PA15F
FAULT1-
D116
PBRW-
FAULT2-
D117
PRWF-
RST-
D118
D119
DTRA
RXCA
RXDA
DSRAEXB-
D120
D121
CTSA
DCDA
DTRBDQ2-
RXCB
D122
RXDB
DSRBAK2-
D123
CTSB
DCDBDN2-
D124
TXCA
PORTC6
D125
D126
TXCB
PORTC0
DDIODE_SCH_SOT23
3.3V
CLAMPING DIODES FOR NET+ARM U100
USED FOR DPO/1284/EIA530 AND EXP. BOARD INPUTS
NETsilicon, Inc., Waltham, MA 02452-8414
Title
NET+ARM Emulator Headers & Clamping Diodes
Size Document Number
B S2NCCPT4.SCH
REV
A
Date: December 4, 1998 Sheet 4 of 11
2
D[0..31]
A[1..22]
D[0..31]
A[1..22]
16 BIT
FLASH
32 BIT
A1
FA0
A2
A2
FA1
A3
A3
FA2
A4
A4
FA3
A5
A5
FA4
A6
A6
FA5
A7
A7
FA6
A8
A8
FA7
A9
1
2
3
P27
1
2
3
4
5
6
4
5
6
7
8
9
7
8
9
10
11
12
10
11
12
13
14
15
13
14
15
16
17
18
16
17
18
19
20
21
19
20
21
22
23
24
22
23
24
HDR3X8
A9
FA8
A10
1
2
3
P28
1
2
3
A10
FA9
A11
4
5
6
4
5
6
A11
FA10
A12
7
8
9
7
8
9
A12
FA11
A13
10
11
12
10
11
12
A13
FA12
A14
13
14
15
13
14
15
A14
FA13
A15
16
17
18
16
17
18
A15
FA14
A16
19
20
21
19
20
21
A16
FA15
A17
22
23
24
22
23
24
HDR3X8
A17
FA16
A18
1
2
3
P29
1
2
3
A18
FA17
A19
4
5
6
4
5
6
A19
FA18
A20
7
8
9
7
8
9
A20
FA19
A21
10
11
12
10
11
12
A21
FA20
A22
13
14
15
13
14
15
16
17
18
16
17
18
19
20
21
19
20
21
22
23
24
22
23
24
HDR3X8
3.3V
A19
3.3V
CS0WE-
2 CS0-
R1000 0
R1001 0
OTP
FL
R1002 0
OTP
R1003 1.0K
FL RD
R1004 0
FL RD/WR
R1005 0
R1006 0
ROM EMUL
OTP/FL
MPIN31
MPIN1
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
12
11
10
9
8
7
6
5
27
26
23
25
4
28
29
3
2
30
31
1
U460A
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
D0
D1
D2
D3
D4
D5
D6
D7
0
A15
A16
VCC
A17/NC
A18/NC
A19/NC
13
14
15
17
18
19
20
21
32
D24
D25
D26
D27
D28
D29
D30
D31
3.3V
C460
.1
16
GND
MPIN31
MPIN1
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
12
11
10
9
8
7
6
5
27
26
23
25
4
28
29
3
2
30
31
1
U470A
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
D0
D1
D2
D3
D4
D5
D6
D7
1
A15
A16
VCC
A17/NC
A18/NC
A19/NC
13
14
15
17
18
19
20
21
32
C470
.1
D16
D17
D18
D19
D20
D21
D22
D23
3.3V
16
GND
MPIN22 22
CE
24
OE
MPIN22
3.3V
22
CE
24
OE
A ROTP-
27CXXV_PLCC32 27CXXV_PLCC32
ROTP-
MEMORY BANK 2 PLCC OTP OR FLASH
16 BIT
1
O
4
O
2
O
5
O
3
O
6
O
32 BIT
8X3 HDR PIN NUMERING 0778000
2X8 SHUNT IS USED FOR SWITCH 0791001
LOCATED IN
MEMORY AREA.
FA[0..20]
3.3V
C70
47uF
ADD R400 & 401
FOR INTEL COMPATIBLE
3.3V
A
2
R9
2 RST-
1.0K
R400
R401
R10 1.0K
FTSOP-
CS0WE-
1.0K
0
FA0
FA1
FA2
FA3
FA4
FA5
FA6
FA7
FA8
FA9
FLRB-
FLWP-
FLVPP
VBFLSH
FTSOP-
CS0WE-
25
24
23
22
21
20
19
18
8
7
15
14
13
47
26
28
11
U400A
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
CE
OE
WE
O7
O8
O9
O10
O11
O12
O13
O14
A1/15 A15
A16
A17
A18
NCA19
NCA20
RB/IA19
NC/IWP*
NC/IVPP
VCC
BYTE/NC
O0
O1
O2
O3
O4
O5
O6
29
31
33
35
38
40
42
44
30
32
34
36
39
41
43
45
9
10
FA19
FA20
GND
GND
3.3V
37
C400
.1
C401
.1
46
27
RESET
12
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
FLASH16V_TSOP48
FA0
FA1
FA2
FA3
FA4
FA5
FA6
FA7
FA8
FA9
FLRB-
FLWP-
FLVPP
VBFLSH
FTSOP-
CS0WE-
16 OR 32 BIT AMD
COMPATIBLE FLASH.
25
24
23
22
21
20
19
18
8
7
15
14
13
47
26
28
11
U430A
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A1/15
A17
A18
NCA19
NCA20
RB/IA19
NC/IWP*
NC/IVPP
VCC
BYTE/NC
CE
OE
WE
O7
O8
O9
O10
O11
O12
O13
O14
O0
O1
O2
O3
O4
O5
O6
GND
GND
RESET
42
44
30
32
34
36
39
41
43
45
29
31
33
35
38
40
9
10
FA19
FA20
3.3V
37
C430
.1
C431
.1
46
27
12
FLASH16V_TSOP48
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
R440 56
TA-
REVA-B PCB’S
U7AC
* R441 56
TS*
9
10
8 1TS 12
U7AD
74LVX32_SO14
13
11
74LVX32_SO14
2TS-
R442 56
TAF-
CS0WE-
TSF-
FA0
FA1
FA2
FA3
FA4
FA5
FA6
FA7
FA8
FA9
13
12
11
10
9
8
7
6
52
51
FTSOP-
43
15
3
14
28
17
30
1
56
U440
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
D8
D9
D10
D11
D12
D13
D14
D15
D0
D1
D2
D3
D4
D5
D6
D7
A16
A17
A18
A19
A20
A21
A22
RY/BY
NC
NC
VCC
VCC
VCC
29
42
55
32
31
CE
BAA
OE
IND
WE
LBA
GND
GND
GND
RST
CLK
41
26
16
2
27
29BL162_SSOP56
19
21
23
25
34
36
38
40
18
20
22
24
33
35
37
39
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
3.3V
C440
.1
C441
.1
C442
.1
C443
.1
ONE CAP AT EACH CORNER OF U440
SYSCLK
TAF-
CS0WE-
TSF-
C450
.1
FA0
FA1
FA2
FA3
FA4
FA5
FA6
FA7
FA8
FA9
13
12
11
10
9
8
7
6
52
51
FTSOP-
43
15
3
14
28
17
30
1
56
C451
.1
U450
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
NC
NC
A20
A21 VCC
A22
RY/BY
VCC
VCC
D8
D9
D10
D11
D12
D13
D14
D15
D0
D1
D2
D3
D4
D5
D6
D7
29
42
55
32
31
CE
BAA
OE
IND
WE
LBA
GND
GND
GND
RST
CLK
41
26
16
2
27
29BL162_SSOP56
19
21
23
25
34
36
38
40
18
20
22
24
33
35
37
39
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
3.3V
C452
.1
C453
.1
ONE CAP AT EACH CORNER OF U450
16 OR 32 BIT AMD BURST FLASH
DELAY OF TS- FOR
MEETING AMD TIMING
REQUIREMENTS.
THIS CIRCUIT IS
NOT ON REV A & B
PCB’S, SHOWN AS
SPARES ON SH.A
NETsilicon, Inc., Waltham, Ma. 02452-8414
Title
NET+ARM ROM Memory
Size Document Number REV
B S2NCCPT5.SCH
C
Date: August 3, 1999 Sheet 5 of 11
2
ECO CHANGES SIP TO 1.0K
REMOVE SIPS RN5,8 TO RN6,7 WHEN 1284
ACK1-
RISOL5_SIP10_1.0K
1 PA0
ACK2-
9 PA1
R31 4.7K
PA2F
PA2
R32 4.7K
PA3F
PA3
BUSY1
7 PA4
BUSY2
PA6F
RISOL5_SIP10_1.0K
5 PA5
R33 4.7K
PA6
R34 4.7K
PA7
PA7F
3 PA8
PE1
PE2
7 PA9
FROM DIPSWITCH
A PEN-
3.3V
2
R44
2.4K
PA10F
PA11F
SELI1
SELI2
PA14F
R35 4.7K
R36 4.7K
R37 4.7K
3
1
PA10
PA11
PA12
PA13
PA14
PA[0..16]
P16
PA15F
FAULT1-
2
8
SCTSA
CTSA
2
8
SRTSA
RTSA
R38 4.7K
9
PA15
PA16
1
2
3
1
2
3
JP12
SERIAL
DPO
JPR3
JP13
SERIAL
DPO
JPR3
TB6
BEAD_0805_751
R42
56
CSRC
C64
56pF
1
2
3
4
5
3.3V
RP10
R1
R2
R3
R4
CO
CO
R8
R7
R6
R5
10
9
8
7
6
3.3V
RPAK_10K_SM10
ECO CHANGES SIP TO 1.0K
RISOL5_SIP10_1.0K
RESET-
RESET-
5 PCS-
FAULT2-
R39 4.7K
PRW-
PRWF-
2
PCD1
PACK-
PINT1-
PINT1-
PINT2-
PINT2-
PD[0..7]
POE1-
POE2-
PD10
PD11
PCC1
PCC2
PD14
PD15
PBRW-
RESET 6
DCTSA
DRTSA
R43
0
CSP1-
PACK-
PRW-
5
3
BRDIN-
9
10
4
7
8
12
PRESET
CTSA
RTSA
BRDIN
CS/REQ
A8
A9
A10
A11
A12
DRQI/A13
DRQO/A14
DACK/A15
A16
A0
A1
A2
A3
A4
A5
A6
A7
WAIT/ACK
RW
INTPRT1
INTPRT2/DRQIO
VCC SUPPLIED
TO PINS 1 & 2
FOR PRODUCT
DESIGN MUST
BE 3.3V
VDD
VDD
NANOFLEX
GND
GND
DPO
GND
GND
GND
GND
ENI_CONN50
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
11
18
25
32
39
46
50
49
48
47
45
44
43
42
41
40
38
37
36
35
34
33
1
2
23
22
21
20
19
17
16
15
14
13
31
30
29
28
27
26
24
PD8
PD9
PD10
PD11
PD12
PD13
PD14
PD15
PD[0..7]
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
PEN-
PBD0
PBD1
PBD2
PBD3
PBD4
PBD5
PBD6
PBD7
PBD8
PBD9
PBD10
PBD11
PBD12
PBD13
PBD14
PBD15
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PA8
PA9
PA10
PA11
PA12
PA13
PA14
PA15
PA16
47
46
44
43
41
40
38
37
U500
1A1
1A2
1A3
1A4
1A5
1A6
1A7
1A8
1B1
1B2
1B3
1B4
1B5
1B6
1B7
1B8
2
3
5
6
8
9
11
12
36
35
33
32
30
29
27
26
2A1
2A2
2A3
2A4
2A5
2A6
2A7
2A8
2B1
2B2
2B3
2B4
2B5
2B6
2B7
2B8
48
25
1
24
7
18
31
42
1OE
2OE
1DIR
2DIR
VCC
VCC
VCC
VCC
GND
GND
GND
GND
GND
GND
GND
GND
74_162245
4
10
15
21
28
34
39
45
13
14
16
17
19
20
22
23
GND
VCC
C95
47uF
PBD0
PBD1
PBD2
PBD3
PBD4
PBD5
PBD6
PBD7
PBD8
PBD9
PBD10
PBD11
PBD12
PBD13
PBD14
PBD15
C500
.1
C501
.1
FB3 IS OMITTED
LVCC
FB3 BEAD
.1
C65
VCC
U500 COULD BE A 3.3V TRANSCEIVER
DZ1 DZ2
BAT54A_SOT23 BAT54A_SOT23
NETsilicon, Inc., Waltham, MA 02452-8414
Title
NET+ARM DPO Interface
Size Document Number
B S2NCCPT6.SCH
REV
B
Date: June 4, 1999 Sheet 6 of 11
2. Schematics - 8
A
2
TXCA
3.3V
R29
4.7K
DSRAEXB-
EXIN-
A
SCA0
SCA1
SCA2
RDSC-
SCB0
SCB1
SCB2
D[24..31]
3.3V
R30
4.7K
DSRBAK2-
DACK2-
A
2
TXCB
3.3V
R26
4.7K
DTRBDQ2-
DREQ2-
A
3.3V
R27
4.7K
DCDBDN2-
A
DONE2-
VCC
TXCAI
RXDA
RXCA
3.3V
R136
4.7K
1
2
TXCAO
JP6
TXC OUT
JPR3
3
TXC IN
1
2
3
DSRA
JP10
SERIAL
JPR3
EXP CONN
6
TXDA
SRTSA
6
DTRA
DCDA
SCTSA
LINA-
U21AA
1
ENB
2
4
6
8
D1
D2
D3
D4
Q1
Q2
Q3
Q4
18
16
14
12
R28
4.7K
D31
LVX244_SOIC20
3.3V
U8AA
1
ENB
18 2
D30
D29
D28
16
14
12
Q1
Q2
Q3
Q4
D1
D2
D3
D4
4
6
8
19
U21AB
ENB
PUU21
17
15
13
11
D1
D2
D3
D4
Q1
Q2
Q3
Q4
3
5
7
9
LVX244_SOIC20
U8AB
D[24..31] 19
ENB
D27
D26
D25
D24
3
5
7
9
Q1
Q2
Q3
Q4
D1
D2
D3
D4
17
15
13
11
DSRB
JP11
SERIAL 1
2
3
JPR3
EXP CONN
TXCBI
RTSB
RXDB
RXCB
TXDB
CTSB
1
2
3
TXCBO
JP7
TXC OUT
JPR3
TXC IN
1
2
3
JP1
SERIAL
JPR3
EXP CONN
3.3V
R137
4.7K
DTRB
DCDB
1
2
3
JP9
SERIAL
JPR3
EXP CONN
VCC
FB8
BEAD
FB9
BEAD
VCCSPA
2mm
J16
1
3
5
7
9
11
13
15
17
19
2
4
6
8
10
12
14
16
18
20
SOCKET 10X2
5
3.3V
LINB-
RP13
RPAK_4.7K
10
R1
R2
CO
R8
9
8
R3
R4
R7
R6
7
6
CO R5
BCB0
BCB1
BCB2
2mm
3.3V
J18
1
3
5
7
2
4
6
8
9
11
10
12
13
15
14
16
17
19
18
20
SOCKET 10X2
U9A
MC1489_SO14
3 1
2
SERGND
U9B
MC1489_SO14
6 4
5
R139 100
R140 100
SERGND
C954
.1
C964
.1
8
U9C
MC1489_SO14
10
11
U9D
MC1489_SO14 9
13
MAX 1489E PIN 7 CONNECTED TO SERGND
SERGND
SERGND
IDSRA
IDCDA
PAS6
PAS8
PAS[0..24]
C955 .1
C950
4.7uF
C952
.1
C951
.1
C
2
A
P
C
1
A
P
C2AN
1
4
1
3
1
0
1
2
8
A B
GND
V-
6
5
DO1
DI1
4
18
DO2
DI2
22
19
DO3
DI3
17
21
DO4
DI4
C D
VCC
V+
9
11
RX1
TX1
7
2
RX2
TX2
3
1
RX3
TX3
23
24
RX4
TX4
16
20
C
1
A
N
C3AP
C953
.1
IRXDA
OTXCA
PAS3
PAS24
ITXCA
ODTRA
IRXCA
ORTSA
ICTSA
OTXDA
PAS15
PAS20
PAS17
PAS4
PAS5
PAS2
U950
SP208_SO24W
C965 .1
C960
4.7uF
PAS13
PAS24
PAS23
PAS22
PAS8
PAS19
PAS5
PAS4
PAS3
PAS2
J15
6
4
2
14
12
10
8
20 19
18
16
17
15
13
11
9
7
5
3
1
PAS12
PAS11
PAS10
PAS9
PAS20
PAS6
PAS17
PAS16
PAS15
PAS14
SOCKET 10X2
2mm
Socket Pin Numbering
2
4 o o o o
1
3
DTE PORT CONFIG.
ALL ADDR’S CS4, JP14=1-2
RD
ONLY
DATA BITS PORT 3
DATA BITS PORT 4
NO PORT
FIXED RS232
FIXED RS485
FIXED V.35
28 29 30 31
24 25 26 27
1 1 1 1
1 1 1 0
1 1 0 1
1 1 0 0
LIN.
TECH.
RD
ALL
WR
25-27
29-31
LOOPBACK
RESERVED
RESERVED
RS422 100 OHM
RESERVED
RESERVED
RS232
RS485 50 OHM
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
C962
.1
C
2
B
P
C
1
B
P
C2BN
1
4
1
3
1
0
1
2
8
A B
GND
V-
6
5
DO1
DI1
4
18
DO2
DI2
22
19
DO3
DI3
17
21
DO4
DI4
C D
VCC
V+
RX1
TX1
9
11
7
2
RX2
TX2
3
1
RX3
TX3
23
24
RX4
TX4
16
20
C
1
B
N
C3BP
C963
.1
IRXDB
OTXCB
PBS3
PBS24
ITXCB
ODTRB
IRXCB
ORTSB
ICTSB
OTXDB
PBS15
PBS20
PBS17
PBS4
PBS5
PBS2
U960
C961
.1
SP208_SO24W
BITS 24 & 28 HELD LOW BY LT BOARD PRESENT
LT = LIN.TECH. = PLUG-IN CARD #1931xxx.
LT = LTC1334 & LTC1344 CHIP SET.
PBS13
PBS24
PBS23
PBS22
PBS8
PBS19
PBS5
PBS4
PBS3
PBS2
PBS[0..24]
J17
6
4
2
14
12
10
8
20 19
18
16
17
15
13
11
9
7
5
3
1
PBS12
PBS11
PBS10
PBS9
PBS20
PBS6
PBS17
PBS16
PBS15
PBS14
SOCKET 10X2
2mm
PBS13
PBS12
PBS24
PBS11
PBS23
PBS10
PBS22
PBS9
PBS8
PBS20
PBS19
PBS6
PBS5
PBS17
PBS4
PBS16
PBS3
PBS15
PBS2
PBS14
IDCDB
IDSRB
PBS8
PBS6
PAS13
PAS12
PAS24
PAS11
PAS23
PAS10
PAS22
PAS9
PAS8
PAS20
PAS19
PAS6
PAS5
PAS17
PAS4
PAS16
PAS3
PAS15
PAS2
PAS14
13
25
12
24
11
23
10
22
9
21
8
20
7
19
6
18
5
17
4
16
3
15
2
14
1
P7L
27
26
DB25M_2
DTE
MALE
OPTIONAL
R24
0_1206
EMI ADJ.
PLACE NEAR P7
NOT IN REV A
& B ARTWORK.
20
7
19
6
18
5
17
4
16
3
15
2
14
1
13
25
12
24
11
23
10
22
9
21
8
P7U
27
EARTH
3
4
26
DB25M_2
FB10
BEAD
FB11
BEAD
VCCSPB
JP1,9,10,11, & 14 SHOULD BE PLACED TOGETHER(SERIAL OR EXP CONN)
1
2
PARTS BETWEEN HEADERS ARE OMITTED,
AND U21-22 ARE ADDED WHEN PLUG IN
CARDS ARE USED. (U22 IS ON SH.A)
NETsilicon, Inc., Waltham, MA 02452-8414
Title
NET+ARM Serial EIA530 Ports 3 and 4
Size Document Number
B S2NCCPT8.SCH
REV
B
Date: August 3, 1999 Sheet 8 of 11
D[16..31]
2 D[16..31]
2 A[0..15]
EE
A[0..15]
A0
A15
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
11
10
9
8
7
6
5
4
29
28
24
27
3
30
2
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
R132 0
R133 0
8 BIT
A0_15
16 BIT
U900A
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
13
14
15
18
19
20
21
22
D24
D25
D26
D27
D28
D29
D30
D31
2
CS3-
OE-
WE-
3.3V
32
.1
C900
16
23
VCC
GND
CE
NC
NC
NC
NC
1
12
17
26
25
OE
31
WE
28CXXXV_PLCC32
WP2A
WP2B
WP2C
WP2D
WP2E
WP2F
WP2G
WP2H
WP2I
WP2J
WP2K
WP2L
WP2M
WP2N
WP2O
WP2P
WP2Q
WP2R
WP2S
WP2T
WP2U
WP2V
PAL1P2
PAL1P3
PAL1P4
PAL1P5
PAL1P6
PAL1P7
PAL1P9
PAL1P10
PAL1P11
PAL1P12
PAL1P13
PAL1P17
PAL1P18
PAL1P19
PAL1P20
PAL1P21
PAL1P23
PAL1P24
PAL1P25
PAL1P26
PAL1P27
PAL1P16
PADS FOR WIRES
3.3V
2
3
4
5
6
7
9
10
11
12
13
17
18
19
20
21
23
24
25
26
27
16
U11
I/CLK1
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/CLK2
8
22
NC
NC
1
28
VCC
VCC
C11
.1
14
15
GND
GND
PA7024V_PLCC28
SPARE PAL#1
A15
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
11
10
9
8
7
6
5
4
29
28
24
27
3
30
2
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
U910A
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
13
14
15
18
19
20
21
22
3.3V
32
.1
C910
16
23
VCC
GND
CE
NC
NC
NC
NC
1
12
17
26
25
OE
31
WE
28CXXXV_PLCC32
ADD FOR RAS AND SET FOR 16 BITS
D16
D17
D18
D19
D20
D21
D22
D23
3.3V
R803
0_1206
PLACE C29E & C29F CLOSE
TO U29.
1
U29
VI VO
5
CVDD 2
2
GND 2.5V
C29
4.7uF
NETARM CORE VDDC
3 4 FILU29
VDDC 3.3V
2.5V
OFF BP
TC1015_SOT23A5
C29F
470pF
R803
U29
C29F
IN
OUT
OUT
OUT
IN
IN
2.5V SUPPLY
GND
NOT ON REVA & REV B PCB
WP1A
WP1B
WP1C
WP1D
WP1E
WP1F
WP1G
WP1H
WP1I
WP1J
WP1K
WP1L
WP1M
WP1N
WP1O
WP1P
WP1Q
WP1R
WP1S
WP1T
WP1U
WP1V
PAL2P2
PAL2P3
PAL2P4
PAL2P5
PAL2P6
PAL2P7
PAL2P9
PAL2P10
PAL2P11
PAL2P12
PAL2P13
PAL2P17
PAL2P18
PAL2P19
PAL2P20
PAL2P21
PAL2P23
PAL2P24
PAL2P25
PAL2P26
PAL2P27
PAL2P16
PADS FOR WIRES
3.3V
2
3
4
5
6
7
9
10
11
12
13
17
18
19
20
21
23
24
25
26
27
16
U12
I/CLK1
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/CLK2
8
22
NC
NC
1
28
VCC
VCC
C12
.1
14
15
GND
GND
PA7024V_PLCC28
SPARE PAL#2
4
2
J5A
DIN JACK_E
1
5
3
J5A
OR
7 6
J5
J5
MINIDIN3_5
6 3
3 PIN = 3,5,7
5 PIN = 1,3,5,6,8 4
PINS 2 & 4 ARE
OMITTED 7 2
1
C76
47uF C77
.1
1
2
D4
1
2
FB4 BEAD
D3
ZENER_6R2V
FB5 BEAD
POWRT
4
1 2 3
RECT_1RSA
VCC
1.25" SQ. PATTERN
FOR HEAT SINK.
U800A
MIC2940A_TO263
C800
.1
3.3V
C801 600mA
47uF
3.3V SUPPLY
POWIN
R145 0
8
EARTH
1
0
9 1
1
5
POWER IN
NETsilicon, Inc., Waltham, MA 02452-8414
Title
NET+ARM EE Memory, Power, & Spares
Size Document Number
B S2NCCPT9.SCH
REV
B
Date: August 3, 1999 Sheet 9 of 11
5 ON=FLASH
5 ON=OTP
6 ON=DPO
7 ON=1284
CONNECTED AS SPARES ON REV A & B PCB.
SEE SHEET 5 FOR USE AS TS- DELAY
ON AMD BURST FLASH OPTION.
O
U7AC
R25
*
O
O
74LVX32_SO14
3.3V O
PUU7
*
4.7K
* O
U7AD
O
O
74LVX32_SO14
3.3V
FTSOP-
ROTP-
PEN-
E1284J-
BOOTSTRAP CONFIGURATION
2
A[0..25]
PULINT
EPACK
RES’D
DMAE
I_OC
DINT2
WR_OC
PSIO
SW1
1
2
3
4
5
6
7
8
DIPSW_SM8
16
15
14
13
12
11
10
9
BUS32
ID0
ID1
ID2
ID3
ID4
ID5
ID6
ID7
ID8
ID9
ID10
PCM0
PCM1
PCM2
CS00
A[0..25]
1
2
3
4
5
6
7
8
SW2
DIPSW_SM8
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
SW3
DIPSW_SM8
16
15
14
13
12
11
10
9
R1013
10K
CS01
EARB
ARMD
LEND
1
2
3
4
5
6
7
8
SW4
DIPSW_SM8
16
15
14
13
12
11
10
9
R1014
10K
PDA0
PDA1
PDA2
PDA3
PDA4
PDA5
PDA6
PDA7
PDA8
PDA9
PDA10
PDA11
PDA12
PDA13
PDA14
PDA15
PDA16
PDA17
PDA18
PDA19
PDA20
PDA21
PDA22
PDA23
PDA24
PDA25
PDA26
PDA27
2 CS4-
R200 1.0K
A0
R48 1.0K
A1
R201 1.0K
A2
R202 1.0K
A3
R190 1.0K
A4
R203 1.0K
A5
R191 1.0K
A6
R147 1.0K
A7
R146 1.0K
A8
R47 1.0K
A9
R45
R49
1.0K
A10
1.0K
A11
R50
R51
R46
R71
1.0K
A12
1.0K
A13
1.0K
A14
1.0K
A15
R72 1.0K
A16
R129 1.0K
A17
R130 1.0K
A18
R131 1.0K
A19
R52
R53
1.0K
A20
1.0K
A21
R120 1.0K
A22
R167 1.0K
A23
R204 1.0K
A24
R205 1.0K
A25
R168 1.0K
R138 1.0K
SCS4-
1
2
3
JP14
SERIAL
JPR3
EXP CONN
ECS4-
3.3V
R40
4.7K
2 RST-
WE 4
5
U7AB
6
74LVX32_SO14
D31
D30
D29
D27
D26
D25
3
4
6
11
13
14
1
U22A
D1
D2
D3
D4
D5
D6
Q1
Q2
Q3
Q4
Q5
Q6
2
5
7
10
12
15
CLK
CLR
VCC
16
8
GND
LVX174_SOIC16
SCA0
SCA1
SCA2
SCB0
SCB1
SCB2
8
3.3V
C22
.1
OE-
1
2
U7AA
3
74LVX32_SO14
8
RDSC-
SERIAL PORT CONIF.
2
D[0..31]
3.3V
D[0..31]
PLACE NEAR MIDDLE OF J7
2
NCC HDWR RESET
TMS INTERRUPT
TMS RESET
HRESET-
PORTC0
PORTC6
8 BOARD PRESENT EXIN-
ECS4-
CS0-
2
RESET-
SYSCLK
C2
47uF
A[0..25]
3.3V
R1012
4.7K
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
J14
B6
A6
B5
A5
C4
B4
A4
C3
A3
C2
B2
A2
C1
C11
B11
A11
C10
A10
C9
B9
A9
C8
B8
C7
B7
A7
C6
B3
C5
A8
B10
C12
A28
B16
B30
A21
B23
C25
C18
A15
A1
C32
A17
A12
A16
C17
B1
C16
RECP
17/VCC
16/VCC
30/GND
28/GND
25/GND
23/GND
21/GND
05/GND
17/GND
03/GND
D0/13
D1/13
D2/12
D3/12
D4/11
D5/11
D6/11
D7/10
D8/10
D9/09
D10/09
D11/09
D12/08
12/GND
10/GND
08/GND
15/SPR
18/HRS
32/PC0
01/PC6
16/XIN
21/A0
22/A1
22/A2
22/A3
23/A4
23/A5
24/A6
24/A7
24/A8
25/A9
25/A10
D13/08
D14/07
D15/07
D16/07
D17/06
D18/06
D19/06
D20/05
D21/05
D22/04
D23/04
D24/04
D25/03
D26/03
26/A11
26/A12
26/A13
27/A14
27/A15
27/A16
28/A17
28/A18
29/A19
29/A20
29/A21
30/A22
30/A23
31/A24
31/A25
31/CS4
32/CS0
32/RST
D27/02
D28/02
D29/02
D30/01
D31/01
BE0/13
BE1/14
BE2/14
BE3/14
DNE/21
DAK/20
DRQ/20
RW/19
TS/18
TA/18
TEA/19
WE/19
OE/20
BR/15
BG/15
17/CLK
P#/PLUG
BSY/16
REV/P#
A20
C19
B19
A19
B12
A13
B13
B14
B15
C15
C14
A14
C13
B18
A18
B17
RECP
B20
C20
B21
C21
A22
B22
C22
A23
C23
A24
B24
C24
A25
B25
A26
B26
C26
A27
B27
C27
B28
C28
A29
B29
C29
A30
C30
A31
B31
C31
A32
B32
NCCE_CONN96
DONE2-
8
DREQ2-
DACK2-
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
BE0-
BE1-
BE2-
BE3-
OE-
WE-
RW-
TS-
TA-
TEA-
WE-
OE-
BR-
BG-
BUSY-
2
CS0WE-
CS0OE-
PCD2
E1284B-
2
EUROCARD RECEPTACLE
3.3V
NETsilicon, Inc., Waltham, MA 02452-8414
Title
NET+ARM Expansion & Dipswitches
Size Document Number
B S2NCCPTA.SCH
REV
B
Date: August 3, 1999 Sheet 10 of 11
ECO REV A
O.K. REV B
3.3V
EMI FINE
TUNING
R227
1.5K
NORMALLY
OMITTED
ELBK
EUTP
ELINK
ETEN
ECOL
ECD
MDC
MDIO
TXER
TXEN
COL
CRS
R94 56
TXCLK
LUCENT 3V
25MHZ_FPX_SM
Y3
2 3
CLKI
4
C220
22pF
1
CLKO
C221
22pF
ETCLK
R125 56
TXD0
ETXD
R126 56
TXD1
EPDN-
R127 56
TXD2
ENTH
R128 56
TXD3
THIN
2
R125-128 CLOSE TO NCC
ERCLK
R93 56
RXCLK
R92 56
RXD0
ERXD
R91 56
RXD1
MANSEN
R90 56
RXD2
EJAB
R89 56
RXD3
ERPOL
LINK-
AUTMAN
RXER
RXDV
R22 0
PORTC0
3.3V
PORTC6
3.3V
HRESET-
R95
R96
2.4K
R23 0
R98
2.4K
2.4K
R225
10K
REMOVE R22-23 IF
USED BY EXP CONN
PHY ADDR=00100
55
43
41
39
38
37
36
35
34
48
42
29
28
27
26
25
24
23
MDINT 21
LEDS
LEDL
11
53
22
52
54
51
50
5
15
16
7
14
17
13
10
18
20
30
32
45
47
56
5
7
5
8
MDC
MDIO
TX_CLK
X
I
X
O
TPIP
TPIN
TXD0
TXD1
TXD2
TXD3
TPON
TPOP
FIBON
FIBOP
TX_ER
TX_EN
COL/PHY4
CRS/PHY3
RX_CLK
RXD0
RXD1
FODN
SRL10/FODP
RXD2
RXD3
FIBIN
FIBIP
TVDD
TVDD
77
78
65
64
69
68
3
4
2
1
67
62
73
72
71
RX_ER
RX_DV
VDD10
FOVDD
CSVDD
MDINT/PHY2
MIIENA
LEDF/10HDEN
RVDD
RVDD
LEDS/10FDEN
LEDC/4B5B
LEDL/ALIGN
RF10
RF100
LEDT/BPSCR
LEDR/NDRTPR
TPTXTR
CIMEM/CFDEN
FOSEL
TGND
TGND
RGND
RGND 100HDEN
AUTONEN
PHY0
PHY1
RESET
CSGND
GND10
GND9
EQGND1
EQVDD1
VDD5
VDD1
VDD2
VDD8
VDD4
VDD6
XTLVDD
GND5
GND1
GND2
GND8
GND3
GND4
GND6
GND7
XTLGND
U220A
LUCENT3V_MQFP80
80
75
60
61
8
66
63
79
76
70
74
6
9
12
19
31
33
40
44
46
49
59
TPIP
TPIN
TPON
TPOP
RF10
RF100
VDDT (PLANE)
VDDC (PLANE)
VDDR (PLANE)
R220
301 1%
R222
54.9 1%
C242 C243
.1
TPCF
.001
R221
4.64K 1%
R223
54.9 1%
R100
VDDC
VDDR
C244 C245
5pF 5pF
R101
.1
1
2
7
5
6
TPOF
TXMR10/100SM16
R226
0
49.9 1%
VDDT
C223
.1
C226
C228
.01
SB13
PLACE C232 NEAR SB13
3.3V
BEAD_1806 C232
10uF
C224
.1
C225
.1
R224
C246
4.7uF
1.0
16
14
15
U6
13
10
12
11
3.3V
R108 75 1%
CTR100
CTT100
R109 75 1%
C230
.01
SB12
PLACE C234 NEAR SB12
3.3V
BEAD_1806 C234
10uF
R102 75 1%
UPTR
R103 75 1%
FA78
FA45
C1000
.001_500V_1206
EMI ADJUST
SB14
3.3V
BEAD_1806
VDDD (PLANE)
C237
10uF
.1
C238
C236
10uF
.1
C222
.1
C239
.1
C240
.1
C241
PLACE C236-237 NEAR U220A.20-21 & 40-41;
C222,238-241 NEAR PINS 10,20,30,45,56.
NOTES:
FOLLOWING RESET OF THE LUCENT PHY:
__AUTO NEGOTATION IS DISABLED
__ENCODER IS ENABLED
__SCRAMBLER IS ENABLED
__10BASE-TX IS SELECTED
__MODE IS SET FOR MDIO CONTROL
PORT C INPUTS:
__HARDWARE INTERRUPT TO NCC PORT C0, (40ns NEGATIVE PULSE)
__"LINK STATUS" TO NCC PORT C6, (ACTIVE HIGH)
PORT C OUTPUTS:
__RESET TO LUCENT, (PORT C4)
J2A
8
7
6
5
4
3
2
1
SH
MTG
MTG
SH
12
10
9
11
CONRJ45SH
EARTH
NETsilicon, Inc., Waltham, MA 02452-8414
Title
NET+ARM 10/100BASETX
Size Document Number
B S2NCCPTB.SCH
REV
D
Date: August 3, 1999 Sheet 11 of 11
3. NET+Works Development Board Bill of Materials
Table 3-1: NET+Works Development Board Parts and Suppliers
Part No.
Ref. Des.
Description
0005907 U400A,
430A
FLASH ROM 512K X 16 3.3V
0006950 U900A EEPROM 8K X 8 3.3V PLCCC
0041785* U700A,
710A,
720A, 730A
DRAM 64M 4M X 16 3.3V TSOP50
0041906** U750, U760 SDRAM 64M X 16 3.3V 10ns/66MHz
103195 U7A IC 74LVX32 3.3V QUAD 21
113060 U8A IC 74LVX244 8BIT SOIC20
AMD
Supplier
ATMEL
NEC
Supplier P/N
AM29LV800B-
90EC
AT28LV64B
UPD4264165G5-
A60-7JF
122010
122011
U950, 960 IC XCVR RS232 SOIC24 HI
U9 IC RS232 QUAD REC 1489
0122915* U6
0122925 U5A
0122926 U220A
IC TRANSFORMER 100 BASE TX
IC MAX811 VOLT MONITOR 4 PIN SOT-143
IC 10/100 PHY MII 3.3V
0125906 U500 IC 74FCT 162245 XCEIVER SSOP48
0125907 U150, 160 IC 74FCT 162646 XCEIVER SS0P56
0133020 U800A REGULATOR LDO 1.25A 3.3
0136951A U100 (12-1) IC NCC ATMEL #55595B 12
0136962 U100 (15) IC ATMEL
Micron
Motorola
MT48CL4M16A2
MC74LVX32MX
Texas Instruments SN74LVC244ADW
R
Harris HIN208IB
Texas Instruments SN75189HDR
Oasis
MAXIM
Lucent
XMS0105
MAX811MEUS-T
LU3X31FT-J80-
DB
CYPRESS
CYPRESS
474FCT162245TP
VC/CTPVC/
ATPVC
CY74FCT162646
TPVC/ATPVS/
CTPVC
MICREL
ATMEL
ATMEL
MIC2904A33BY
55595B
56504D-03
3. NET+Works Development Board Bill of Materials -1
Table 3-1: NET+Works Development Board Parts and Suppliers
Part No.
Ref. Des.
Description
0136972 U100 (40) IC ATMEL
0143900 D4 DIODE 1.5A RECTIFIER SOD-87 (SM)
0140910 D100-126 DIODE DUAL SCHOTTKEY SO
0163110 SW1-4
0174900 U6, 7,
U460A,
U470A
0175903 Y3
0179903 Y1A
SWITCH SPST 8POS 1/2 PITCH DIP 16 PIN
SOCKET PLCC32 LOW PROFILE (SM)
CRYSTAL 25 MHZ FUNDAMENTAL 20 pf SM
Oscillator
0190900 FB4-11
0190903 TB6,
TB8-11**
FERRITE BEAD 90Z @ 100MHZ (SM)
FERRITE BEAD 750Z 100MHZ SM 0805
0190950 SB1-5, 12-
14
EMI FILTER FERRITE CHIP EIA 1806
0263901 C220, 221 CAP 22 PF 50V 5% 0603
0268901 C1000 CAP .001 MFD 500V 20% X7R (SM 1206)
0268902 C71-74, 78-
81, 114, 243
CAP .001 MFD 50V 10%
0270901 C111, 228,
230
CAP .01 MFD 50V 10% 0603
Supplier
ATMEL
PHILIPS
DIGIKEY
C & K
AMP
FOX
Ecliptek
FAIR-RITE
MURATA
Any XR7
VIT
Any XR7
Any XR7
Supplier P/N
56504D-02
BYD17D
BAT54CCT-ND
TD08H0SK1
3-822273-1
FPX-SM25
EP2600-TTS-
33.1776M or
EC2600-TTX-
33.1776M
2743021446
BLM21B751SPT
MURATA ERIE BLM41A800SPT
VJ206Y102KXEMT
3. NET+Works Development Board Bill of Materials -2
Table 3-1: NET+Works Development Board Parts and Suppliers
Part No.
Ref. Des.
Description
0272903 C5, 22, 65,
77, 100-103,
105-108,
112, 150,
151, 160,
161, 222-
226, 238-
242, 400,
401, 430,
431, 460,
470, 500,
501, 700*,
701*, 710*,
711*, 720*,
721*, 730*,
731*, 740-
745**, 800,
900, 951-
955, 961-
965
CAP .1 MFD 16V 10% 0603
0280950 C232, 234,
236, 237
CAP 10 MFD 10V 10% (SM CASE SIZE C)
0284902 C64 CAP 56 PF 50V 5% 0603
0288001 C104, 113,
246, 950,
960
CAP 4.7 MFD 16V 20% SIZE B TANTALUM
0288901 C2, 70, 76,
95, 801
CAP 47 UF 10V 20% (SM CASE D)
0301004 DZ1, 2 SURGE PROTECTOR 300W 5V SOT-23
0370902 R22, 23, 43,
132,145,
226, 1000,
1002, 1006,
1028, 1031
RES 0 OHM 5% 0603
Supplier
PANASONIC
KEMET
ANY
ROHM
KEMET
ITT
ANY
Supplier P/N
ECS-HIVY104R
T491C106K010A
S
TCFGBIC475K8
R
T491D476M010A
S or 20AS
BAT54ACT- ND
3. NET+Works Development Board Bill of Materials -3
Table 3-1: NET+Works Development Board Parts and Suppliers
Part No.
Ref. Des.
Description
0371902 R11-13, 15,
16, 42, 77,
78, 89-94,
125-128,
1011, 1015-
1018**
RES 56 OHM 5% 1/16W 0603
0372902 102, 103,
108, 109
RES 75 OHM 1% 1/16W 0603
0377902 R1, 65, 84,
139, 140
RES 100 OHM 5% 1/16W 0603
0384901 R7, 8 RES 220 OHM 5% 1/16W 0603
0388031 R54
0388100 R220
RES 33 OHM 5% 1/16W 0603
RES 301 OHM 1% 1/16W 0603
0400002 RP3-6, 13 RES NETWORK 4.7K OHMS 1/16W 5%
0400020 RP10 RES NET 10K OHM 1/16W 5% SM
0400021 RP1
0400028 R227
0400032 RN6, 7
RES NET 1K OHMS 1/16W 5% SM
RES 1.5K 5% 1/16W 0603
RES NET 1K 10-PIN SIP
ANY
Supplier
ANY
ANY
ANY
ANY
ANY
ROHM
ROHM
ROHM
ANY
DIGIKEY
Supplier P/N
MNR35-J5R-J472
MNR35-J5R-J103
MNR35-J5R-J102
770-103-R472-
ND
0400034 R221
0400035 R224
RES 4.64K OHM 1% 1/16W
RES 1 OHM 5% 1/16W 0603
0400904 R3, 6, 9, 10,
45-53, 59,
60, 64, 66,
71, 72, 83,
85, 120,
129, 130,
131, 138,
146, 147,
167, 168,
190, 191,
200-205,
1019**
RES 1K OHM .10W 5% (SM 0805)
ANY
ANY
ANY
3. NET+Works Development Board Bill of Materials -4
Table 3-1: NET+Works Development Board Parts and Suppliers
Part No.
Ref. Des.
Description
0416902 R25-27, 29-
40, 63, 67,
86, 136,
137, 1012
RES 4.7K 5% 1/16W 0603
0416906 R100, 101 RES 49,9 OHM 1/16W 1%
0424904 R158, 225,
1013, 1014
RES 10K 5% 1/16W 0603
0425902 R149 RES 15 OHM 1/10W 5% SM 0805
0432902 R44, 95, 96,
98, R1020-
1023**
RES 2.4K 5% 1/16W 0603
0444901 R222, 223 RES 54.9 OHM 1% 1/16W 0603
0602000 DL1 LED GREEN
0607002 DL2
0700004 J2A
LED YELLOW T1 3/4 STD D
CONN RJ45 8 POS SHIELDED
0705000 J5A
0770750 P5
0770755 P7
0772002 J14
CONN DIN JACK 5 CONTACT 180 DEGREES
CONN DUEL DB25 FEMALE
CONN DUAL DB25 X 2 M/M
CONN 96 PIN STRAIGHT SOCKET 3 ROW
0772003 RN5-8
0777305 P17-26
0777550 P16
SOCKET 10 PIN SIP STRAIGHT
HEADER 20-PIN 10 X 2 2M
HEADER 50-PIN BOX 4 ROW
0778000 P8, 9, 27-29 HEADER 3X8 TERMINAL STR
0790001 JP1, 6, 7, 9-
14
HEADER 3PIN SINGLE ROW STRAIGHT
0790012 P2 HEADER 7X2 (DOUBLE ROW) STRAIGHT
0791000 JP1,6,7,9-14 JUMPER MINI 2-POSITION .1"SPACING
ANY
Supplier
ANY
ANY
ANY
ANY
Supplier P/N
ANY
LITEON LTL-10233
KINGBRIGHT L73YD
AMP 556591-1
SINGATRON
AMP
AMP
AMP
DJ-021-5P
747867-7
227161-9
535043-4
AMP
AMP
MOUSER
FAI TECH
SINGATRON
643642-3
176264-9
544-50NFHL-
12GT
307-53-08-G2
2201-3-S-02
SIGNATRON 2202-14-S-02
DUPONT/BERG 6547-004(005)
3. NET+Works Development Board Bill of Materials -5
Table 3-1: NET+Works Development Board Parts and Suppliers
Part No.
Ref. Des.
Description
0791001 P8,9,27-29 SHUNT (JUMPER) 2X8 .1
1077000 J5A
1510900 DL1,2
SCREW 2-56 MACH 1/4"L SLOT RD ST/ST
STANDOFF NETSPRINT LED
Supplier
FAI TECH
ANY
RICHCO
Supplier P/N
MJX-MD-8
S2E-10-01
* NET+12-1 only.
** NET+15/40 only.
3. NET+Works Development Board Bill of Materials -6
Part No.
Supplier
0122915 NPI
0125906 PRICOM
0125907 IDT
0175902 EPSON
0175903 EPSON
0190900 ACT
0272901 AVX
0280950 SPRAGUE
0281901 AVX
0288001 AVX
0288901 AVX
0301004 DIODES,
INC
0400002 PANASONIC
Table 3-2 - Alternate Parts and Suppliers
Supplier P/N Supplier Supplier P/N Supplier
6170-30
74FCT16224
5ATV/BTU/
CTV
IDT
IDT74FCT16
2646TPVC/
ATPV/CTPV
PERICOM
MA406-
18.432MBG
MA406-
25.000MBG
VALPY
FISHER
HEC
474FCT1622
45
PI74FCT162
646 ATV/
BTU/CTV
VFSMC-3
QUALITY
SEMI
QS
HEC-3A-
25MHZ-20PF-
50PPM
FB863226-
Y7
12065C104K
ATMA
KEMET
293D106X91
0C2T
SPRAGUE
KEMET TAJD226M0
16R
TAJB475KO
16R
SPRAGUE
C1206C104K
5RAC
293D106X90
16C2T
T491D226M
016AS
SPRAGUE
293D475X90
16B2T
KEMET
TAJD476MO
10R
PANASONIC ECSH1AD47
6R
NIC
BAT54A ITT
EXB-
A10P472J
ROHM
BAT54ATR-7 VISHAY-
LITEON
MNR35-J5R-
J472
DALE
Supplier P/N
QS74FCT224
5TPV/ATPV
QS74FCT
2646 TPV
(ATPV)
293D226X90
20D2T
T491B475K
O16AS
NTC-
T476M16RD
BAT54A
CRA12E1206
472J
3. NET+Works Development Board Bill of Materials -7
Part No.
Supplier
0400020 PANASONIC
0400021 PANASONIC
1510900 KEYSTONE
Table 3-2 - Alternate Parts and Suppliers
Supplier Supplier P/N Supplier
DALE EXB-
A10P103J
EXB-
A10P102J
7375
Supplier P/N
CRA12E1206
472J
Supplier P/N
3. NET+Works Development Board Bill of Materials -8
advertisement
