Renesas Starter Kit for RL78/G14 CPU Board Schematics

Renesas Starter Kit for RL78/G14 CPU Board Schematics
5
4
3
2
1
REV
1.00
Renesas Starter Kit for RL78/G14
CPU Board Schematics
REF
Release
Trac #2252
DATE
20.12.2011
DRAWN BY
YOI
D
D
PAGE
DESCRIPTION
1
INDEX
Note:
2
RL78/G14(100pin) Microcontroller
3
PSU, Reset, Switches, LEDs
4
E1 Emulator, Serial Port
5
Application Headers, MCU Pin Function Select, Debug LCD
6
Microcontroller Pin Headers
7
LIN
R : Fixed Resistor
RV : Potentiometer
U : Integrated Circuit
X : Crystal
RES : Reset Switch
SW : Switch
LED : Light Emitting Diode
PWR : Power Jack
J : Connector, Jumper
C
C
* "DNF" marking means that component
does not fit by default.
Board Variation:
R0K50104PC000BE : Release version Board
B
B
A
A
REEL Drawing No. D010712_04
Renesas Solutions Corp.
Title
RSKRL78G14 [INDEX]
Size
Date:
5
4
3
2
Document Number
R20UT0784EG0100
Tuesday, December 20, 2011
Rev
1.00
Sheet
1
1
of
7
5
4
3
2
1
RL78/G14(100Pin) Microcontroller
UC_VDD
UC_EVDD
UC_EVDD
U1
RL78G14_100pin
RESETn
13
RESET
19
REGC
C1
470nF
D
VDD
22
EVDD0
EVDD1
23
53
D
C2
100nF
C3
100nF
C4
100nF
GROUND
TI00_TRGCLKA
TO00_TRGCLKB
TxD1
RxD1
SCK10n
DLCDE
DLCDRS
97
96
95
94
93
42
41
P00/TI00/TRGCLKA
P01/TO00/TRGCLKB/TRJIO0
P02/ANI17/SO10/TxD1
P03/ANI16/SI10/RxD1/SDA10
P04/SCK10/SCL10
P05
P06
TRDIOD1
TRDIOC1
TRDIOB1
TRDIOA1
TRDIOD0
TRDIOB0
TRDIOC0
TRDIOA0
69
68
67
66
65
64
63
62
P10/SCK11/SCL11/TRDIOD1
P11/SI11/SDA11/TRDIOC1
P12/SO11/TRDIOB1/IVREF1
P13/TxD2/SO20/TRDIOA1/IVCMP1
P14/RxD2/SI20/SDA20/TRDIOD0
P15/SCK20/SCL20/TRDIOB0
P16/TI01/TO01/INTP5/TRDIOC0/IVREF0
P17/TI02/TO02/TRDIOA0/TRDCLK0/IVCMP0
AVREFP
AVREFM
ANO0
ANO1
ANI4
ANI5
ANI6
ANI7
90
89
88
87
86
85
84
83
P20/ANI0/AVREFP
P21/ANI1/AVREFM
P22/ANI2/ANO0
P23/ANI3/ANO1
P24/ANI4
P25/ANI5
P26/ANI6
P27/ANI7
SCK00n
INTP4
52
28
P30/INTP3/RTC1HZ/SCK00/SCL00/TRJO0
P31/TI03/TO03/INTP4
VSS
20
EVSS0
EVSS1
21
43
GROUND
C
AVREFP
Board_VDD
GROUND
GROUND
R12
ADPOT
R11
0R
R13
RV1
10K
0R
0R(DNF)
C12
100nF
C11
100pF
C
R14
P100/ANI20
P101
P102
75
70
92
0R
R15
0R(DNF)
PIN75
PIN70
PIN92
GROUND
P40/TOOL0
P41
P42
P43/SCK01/SCL01
P44/SI01/SDA01
P45/SO01
P46/INTP1
P47/INTP2
54
55
56
57
58
59
60
61
P50/SI00/RxD0/TOOLRxD/SDA00/TRGIOA
P51/SO00/TxD0/TOOLTxD/TRGIOB
P52/SO31
P53/SI31/SDA31
P54/SCK31/SCL31
P55
P56
P57
SCLA0
SDAA0
LED2
LED3
TO10
TI11
PIN31
PIN32
24
25
26
27
29
30
31
32
P60/SCLA0
P61/SDAA0
P62/SSI00/SCLA1
P63/SDAA1
P64/TI10/TO10
P65/TI11/TO11
P66/TI12/TO12
P67/TI13/TO13
PIN40
PIN39
PIN38
PIN37
SW1_INTP8
SW2_INTP9
SW3_INTP10
PIN33
40
39
38
37
36
35
34
33
P70/KR0/SCK21/SCL21
P71/KR1/SI21/SDA21
P72/KR2/SO21
P73/KR3
P74/KR4/INTP8
P75/KR5/INTP9
P76/KR6/INTP10
P77/KR7/INTP11
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
44
45
46
47
48
49
50
51
P80
P81
P82
P83
P84
P85
P86
P87
A
71
72
PIN71
PIN72
P120/ANI19/VCOUT0
P121/X1
P122/X2/EXCLK
P123/XT1
P124/XT2/EXCLKS
4
18
17
15
14
PIN4
R6 0R(DNF)
R10 0R(DNF)
R9 0R(DNF)
R7
0R
P130
91
CON_XT1
CON_XT2
R1
0R
R2
0R
P150/ANI8
P151/ANI9
P152/ANI10
P153/ANI11
P154/ANI12
P155/ANI13
P156/ANI14
R4
0R(DNF)
B
PIN91
X1
20MHz
32.768kHz
1
P140/PCLBUZ0/INTP6
P141/PCLBUZ1/INTP7
P142/SCK30/SCL30
P143/SI30/RxD3/SDA30
P144/SO30/TxD3
P145
P146
P147/ANI18/VCOUT1
R3
0R(DNF)
R8
0R
X3
P137/INTP0
16
INTP0
3
2
1
100
99
98
73
74
PIN3
PIN2
SCK30n
RxD3
TxD3
PIN98
PIN73
PIN74
82
81
80
79
78
77
76
ADPOT
PIN81
PIN80
ANI11
ANI12
ANI13
ANI14
CON_X1
CON_X2
R5 0R(DNF)
1
2
C9
15pF
X2
TBD(DNF)
2
1
4
3
2
B
LINRXD_RxD0_TRGIOA
LINTXD_TxD0
LINNSLP
PIN57
DLCDD4
DLCDD5
DLCDD6
DLCDD7
P110
P111
AVREFM
PTH Component
12
11
10
9
8
7
6
5
TOOL0
PIN11
PIN10
LED0
LED1
PIN7
INTP1
INTP2
+ C13
10uF
C5
6pF
3
C6
6pF
C7
TBD(DNF)
C8
TBD(DNF)
C10
15pF
GROUND
GROUND
GROUND
A
VDD = UC_VDD
EVDD0 = UC_EVDD
EVDD1 = UC_EVDD
VSS = GROUND
EVSS0 = GROUND
EVSS1 = GROUND
Renesas Solutions Corp.
Title
RSKRL78G14 [Micon]
Size
Date:
5
4
3
2
Document Number
R20UT0784EG0100
Tuesday, December 20, 2011
Rev
1.00
Sheet
1
2
of
7
5
4
3
2
1
Power Supply Unit
Board_5V
CON_5V
Unregulated_VCC
CON_3V3
Board_VDD
UC_VDD
Ground Test Point
Default Pin Configuration:
Pin1-2 shorted
R18
0R(DNF)
U2
LM1117MPX-ADJ/NOPB
R16
0R
IN
1
2
3
D1
GF1A
C14
100nF
+ C15
10uF
TAB
R26
1
2
3
OUT
GND
D
GND1(DNF)
J5
VSEL
PWR
KLDX-SMT2-0202-A
R22
0R
R23
0R(DNF)
0R
GND3(DNF)
GND2(DNF)
GND4(DNF)
D
C16
100nF
R21
220R
+ C17
10uF
J7
UC_VDD
1
2
R17
0R
Board_EVDD
UC_EVDD
Positive centre
5VDC
GROUND
R27
0R
GROUND
GROUND
R19
360R
R20
130R
R24
0R
R25
0R(DNF)
J8
UC_EVDD
1
2
1
2
GROUND
J6
REGSEL
Default Pin Configuration:
open
GROUND
Power Supply Cofiguration
J5
Pin1-2 shorted
Pin2-3 shorted
Pin2-3 shorted
All open
All open
J6
Don't care
open
shorted
Don't care
Don't care
5V Supply Source
E1(5V)/PWR Connector/CON_5V
PWR Connector/CON_5V
PWR Connector/CON_5V
PWR Connector/CON_5V
Not Connected
3V3 Supply Source
Not Connected
Not Connected
Not Connected
E1(3V3)/CON_3V3
E1(3V3)/CON_3V3
Board_5V
5V
5V
5V
5V
0V
Board_VDD & Board_EVDD
5V
3V3
1V8
3V3
3V3
C
C
Switches, Reset, LEDs
Board_EVDD
Board_VDD
Board_VDD
Board_5V
Board_EVDD
Note:
Do not use R38.
R33
1K6
R31
1K
R38
0R(DNF)
R39
0R
RES
T_RESETn
R28
100K
SW3
R32
10K
POWER
GREEN
LED0 GREEN
R34
RESETn
1K6
LED0
SW3
R29
100K
LED1 ORANGE
SW2
B
R35
R30
1K6
LED1
GROUND
SW2
100K
B
LED2 RED
SW1
R36
1K6
LED2
SW1
LED3 RED
R37
1K6
LED3
GROUND
A
A
Renesas Solutions Corp.
Title
RSKRL78G14 [PSU, Reset, Switches, LEDs]
Size
Date:
5
4
3
2
Document Number
R20UT0784EG0100
Tuesday, December 20, 2011
Rev
1.00
Sheet
1
3
of
7
5
4
3
2
1
Serial Port
Note:
The board is designed to accept a straight-through
RS232 male-to-female cable.
S_SHIELD
R96
0R(DNF)
Board_EVDD
U3
MAX3222CUP+
SERIAL
154236
SKT
D
19
5
4
18
8
3
GROUND
17
8
7
2
6
1
16
9
SHIELD=S_SHIELD
3
GROUND
C19
100nF
C20
100nF
7
11
14
C21
C1+
2
C1C2+
4
5
C2-
6
T1IN
T2IN
13
12
R1OUT
R2OUT
15
10
Vcc
C18
100nF
9
GROUND
Board_EVDD
GND
100nF
R40
10K
R1IN
R2IN
100nF
SHDN
EN
D
1
2
3
R45
V+
VNC1
NC2
R43
4K7
0R
J9
(DNF)
C22
T1OUT
T2OUT
R42
4K7
R44
0R
R46
R47
0R(DNF)
0R(DNF)
R48
R49
0R(DNF)
0R(DNF)
R50
R51
0R
0R
R52
R53
0R(DNF)
0R(DNF)
J10
(DNF)
20
1
1
2
3
R41
0R(DNF)
Vcc = Board_EVDD
Board_VDD
GROUND
Note:
RS232 Transceiver does not support 1.8V operation.
J11
(DNF)
2
1
U4
SN74LVC1G04DCK
1 NC VCC 5
2 A
3 GND
Y 4
GROUND
Board_EVDD
1
2
3
U5
SN74LVC1G125DCK
OE VCC 5
A
GND
Y
RS232TX
RS232RX
To App Header
TxD0
RxD0
UART0
TxD1
RxD1
UART1
TxD3
RxD3
UART3
4
VCC = Board_EVDD
VCC = Board_VDD
C
C
Board_VDD
Board_EVDD
GROUND
GROUND
C23
100nF
C24
100nF
GROUND
GROUND
E1 Emulator Interface
Board_EVDD
Board_EVDD Board_VDD
E1
HTST-107-01-T-DV
8
9
VDD
EMVDD
7
NC
_RESET
_RESET
_TRESET
6
TOOL0
5
B
2
12
14
GND
GND
GND
10
13
R.F.U
R.F.U
R.F.U
R.F.U
RESETn
R54
0R
R55
1K
T_RESETn
TOOL0
B
1
3
4
11
GROUND
A
A
Renesas Solutions Corp.
Title
RSKRL78G14 [E1, Serial Port]
Size
Date:
5
4
3
2
Document Number
R20UT0784EG0100
Tuesday, December 20, 2011
Rev
1.00
Sheet
1
4
of
7
5
4
3
2
1
Application Headers
CON_5V
CON_3V3
JA1
D
AVREFP
ANI4
ANI6
ANO0
IO0
IO2
IO4
IO6
INTP8
JA1_SDAA0
5V
3V3
AVCC
AVREF
ADC0
ADC2
DAC0
IO_0
IO_2
IO_4
IO_6
IRQ3/IRQAEC/M2_HSIN0
IIC_SDA
1
3
5
7
9
11
13
15
17
19
21
23
25
JA2
0V
0V
AVSS
ADTRG
ADC1
ADC3
DAC1
IO_1
IO_3
IO_5
IO_7
IIC_EX
IIC_SCL
2
4
6
8
10
12
14
16
18
20
22
24
26
RESETn
AVREFM
INTP1
INTP2
TRDIOA0
TRDIOB0
TRDIOA1
TRDIOB1
TO00
TI00
JA2_PIN23
TRGCLKA
ANI5
ANI7
ANO1
IO1
IO3
IO5
IO7
JA1_SCLA0
RESET
NMI
WDT_OVF
IRQ0/WKUP/M1_HSIN0
IRQ1/M1_HSIN1
M1_UD
M1_UP
M1_VP
M1_WP
TimerOut
TimerIn
IRQ2/M1_EncZ/M1_HSIN2
M1_TRCCLK
APP1(DNF)
1
3
5
7
9
11
13
15
17
19
21
23
25
EXTAL
Vss1
SCIaTX
SCIaRX
SCIaCK
CTSRTS
M1_UN
M1_VN
M1_WN
TimerOut
TimerIn
M1_POE
M1_TRDCLK
2
4
6
8
10
12
14
16
18
20
22
24
26
CON_X2
TxD1
RxD1
SCK10n
D
Board_EVDD
TRDIOD0
TRDIOC1
TRDIOD1
TO10
TI11
INTP0
TRGCLKB
Board_5V
Warning:
NEVER FIT R84 and R85 simulataneously.
R84
0R
R85
0R(DNF)
APP2(DNF)
GROUND
GROUND
Unregulated_VCC
JA5
ANI11
ANI13
INTP9
C
ADC4
ADC6
CAN1TX
CAN2TX
IRQ4/M2_EncZ/M2_HSIN1
M2_UD
M2_Vin
M2_Toggle
M2_TRCCLK
M2_UP
M2_VP
M2_WP
1
3
5
7
9
11
13
15
17
19
21
23
R82
4K7
JA6
2
4
6
8
10
12
14
16
18
20
22
24
ADC5
ADC7
CAN1RX
CAN2RX
IRQ5/M2_HSIN2
M2_Uin
M2_Win
M2_POE
M2_TRDCLK
M2_UN
M2_VN
M2_WN
ANI12
ANI14
RS232TX
RxD0
TxD3
SCK30n
TRDIOC0
INTP10
DREQ
TEND
RS232TX
SCIbRX
SCIcTX
SCIcCK
M1_Toggle
M1_Vin
Reserved
Reserved
Reserved
Unregulated_VCC
APP5(DNF)
1
3
5
7
9
11
13
15
17
19
21
23
DACK
STBYn
RS232RX
SCIbTX
SCIbCK
SCIcRX
M1_Uin
M1_Win
Reserved
Reserved
Reserved
Vss
2
4
6
8
10
12
14
16
18
20
22
24
RS232RX
TxD0
SCK00n
RxD3
JA1_SDAA0
JA1_SCLA0
R83
4K7
R80
100R
R81
100R
SDAA0
SCLA0
C
APP6(DNF)
GROUND
MCU Pin Function Select
Application Header Function Select
P00(Pin97)
TI00_TRGCLKA
P01(Pin96)
TO00_TRGCLKB
JA2-Pin23
R56
R57
0R
0R(DNF)
TI00
TRGCLKA
R58
R59
0R
0R(DNF)
TO00
TRGCLKB
P50(Pin54)
R71
R72
JA2_PIN23
0R
0R(DNF)
INTP4
TRGIOA
Debug LCD
LCD
SSM-107-L-DV-P-TR
Option pull-up resistor
LINRXD_RxD0_TRGIOA
R60
R61
R62
B
0R
0R(DNF)
0R(DNF)
LINRXD
RxD0
TRGIOA
Board_VDD
R63
R64
LINTXD_TxD0
P74(Pin36)
SW1_INTP8
P75(Pin35)
SW2_INTP9
P76(Pin34)
SW3_INTP10
0R
0R(DNF)
R65
R66
0R
0R(DNF)
R67
R68
0R
0R(DNF)
R69
R70
0R
0R(DNF)
LINTXD
TxD0
SW1
INTP8
SW2
INTP9
SW3
INTP10
D7
D5
DLCDE
DLCDRS
E
RS
Board_5V
R73
P51(Pin55)
DLCDD7
DLCDD5
100K(DNF)
R86
100K
INTP0
14
12
10
8
6
4
2
D6
D4
13
11
9
7
5
3
1
DLCDD6
DLCDD4
R/W (Fixed Write Mode)
B
R87
1K
C25 100nF
Board_EVDD
R74
100K(DNF)
INTP1
R75
100K(DNF)
INTP2
R76
100K(DNF)
INTP4
R77
100K(DNF)
SW1_INTP8
R78
100K(DNF)
SW2_INTP9
R79
100K(DNF)
SW3_INTP10
GROUND
GROUND
GROUND
A
A
Renesas Solutions Corp.
Title
RSKRL78G14 [App Headers, Pin Funct Select, Debug LCD]
Size
Date:
5
4
3
2
Document Number
R20UT0784EG0100
Tuesday, December 20, 2011
Rev
1.00
Sheet
1
5
of
7
5
4
3
2
1
Microcontroller Pin Headers
UC_EVDD
UC_VDD
J1
D
SCK30n
PIN3
INTP2
PIN7
LED0
PIN11
RESETn
CON_XT1
CON_X2
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
SDAA0
J4
PIN2
PIN4
INTP1
LED1
PIN10
TOOL0
CON_XT2
INTP0
CON_X1
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
ANI14
ANI12
PIN80
ADPOT
ANI6
ANI4
ANO0
AVREFP
PIN92
RxD1
TO00_TRGCLKB
PIN98
RxD3
SCLA0
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
PIN1_25(DNF)
GROUND
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
D
ANI13
ANI11
PIN81
ANI7
ANI5
ANO1
AVREFM
PIN91
SCK10n
TxD1
TI00_TRGCLKA
TxD3
PIN76_100(DNF)
GROUND
UC_EVDD
J2
C
LED2
INTP4
TI11
PIN32
SW3_INTP10
SW1_INTP8
PIN38
PIN40
DLCDE
IO0
IO2
IO4
IO6
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
J3
LED3
TO10
PIN31
PIN33
SW2_INTP9
PIN37
PIN39
DLCDRS
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
IO7
LINTXD_TxD0
PIN57
DLCDD5
DLCDD7
TRDIOC0
TRDIOD0
TRDIOB1
TRDIOD1
PIN71
PIN73
PIN75
IO1
IO3
IO5
PIN26_50(DNF)
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
C
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
SCK00n
LINRXD_RxD0_TRGIOA
LINNSLP
DLCDD4
DLCDD6
TRDIOA0
TRDIOB0
TRDIOA1
TRDIOC1
PIN70
PIN72
PIN74
PIN51_75(DNF)
GROUND
B
B
A
A
Renesas Solutions Corp.
Title
RSKRL78G14 [MCU Pin Headers]
Size
Date:
5
4
3
2
Document Number
R20UT0784EG0100
Tuesday, December 20, 2011
Rev
1.00
Sheet
1
6
of
7
5
4
3
2
1
LIN
VBAT
VBAT
Board_EVDD
VBAT
R91
4K7
VBAT
D2
1N4148W
D
D
LIN Mode Select
R93, R94
C26 100nF
R89
4K7(DNF)
R90
4K7
GND
5
TXD
LIN
6
1
RXD
NWAKE
3
2
NSLP
INH
8
LINTXD
4
LINRXD
LINNSLP
BAT
Removed
Slave
R92
1K
U6
TJA1020T/N1
(TJA1020T/VM)
7
Fitted
Master
R93
0R
LIN
1
2
3
VBAT
LIN
GROUND
R94
0R
C27
220pF
GROUND
C28
820pF
Note:
LIN Transceiver does not support 1.8V operation.
GROUND
GROUND
C
C
VBAT
VBAT Supply
Board_5V
R95
0R
J12
(DNF)
VBAT
GROUND
1
2
D3
GF1A
C29
100nF
+ C30
10uF
Warning:
As for default setting, Board_5V is supplied to VBAT
via R95.
When external power is supplied to VBAT, please be sure to
remove R95.
GROUND
B
B
A
A
Renesas Solutions Corp.
Title
RSKRL78G14 [LIN]
Size
Date:
5
4
3
2
Document Number
R20UT0784EG0100
Tuesday, December 20, 2011
Rev
1.00
Sheet
1
7
of
7
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement