100315 Low-Skew Quad Clock Driver General Description The 100315 contains four low skew differential drivers, designed for generation of multiple, minimum skew differential clocks from a single differential input. This device also has the capability to select a secondary single-ended clock source for use in lower frequency system level testing. The 100315 is a 300 Series redesign of the 100115 clock driver. n n n n n Differential inputs and outputs Secondary clock available for system level testing 2000V ESD protection Voltage compensated operating range: −4.2V to −5.7V Standard Microcircuit Drawing (SMD) 5962-9469601 Features n Low output to output skew (≤50 ps) Logic Diagram DS100319-1 Connection Diagram Pin Names Flatpak Description CLKIN, CLKIN Differential Clock Inputs CLK1–4, CLK1–4 Differential Clock Outputs TCLK Test Clock Input (Note 1) CLKSEL Clock Input Select (Note 1) Note 1: TCLK and CLKSEL are single-ended inputs, with internal 50 kΩ pulldown resistors. DS100319-2 Truth Table CLKSEL CLKIN CLKIN TCLK CLKN CLKN L L H X L H L H L X H L H X X L L H H X X H H L L = Low Voltage Level H = High Voltage Level X = Don’t Care © 1998 National Semiconductor Corporation DS100319 www.national.com 100315 Low-Skew Quad Clock Driver August 1998 Absolute Maximum Ratings (Note 2) Operating Range (Note 2) ESD (Note 3) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. −5.7V to −4.2V ≥2000V Recommended Operating Conditions Above which the useful life may be impaired Storage Temperature −65˚C to +150˚C Maximum Junction Temperature (TJ) Ceramic +175˚C –55˚C to +125˚C Case Temperature under Bias (TC) −7.0V to +0.5V VEE Pin Potential to Ground Pin Input Voltage (DC) VCC to +0.5V Output Current (DC Output HIGH) −50 mA Case Temperature (TC) Military Supply Voltage (VEE) −55˚C to +125˚C −5.7V to −4.2V Note 2: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 3: ESD testing conforms to MIL-STD-883, Method 3015. Military Version DC Electrical Characteristics VEE = −4.2V to −5.7V, VCC = VCCA = GND (Note 6) Symbol VOH Typ Min Max Units TC −1025 −870 mV 0˚C to −1085 −870 mV −55˚C −1830 −1620 mV 0˚C to −1830 −1555 mV −55˚C −1035 mV 0˚C to −1085 mV Voltage VOL Output LOW Output HIGH VIN = VIH(Max) or VIL(Min) Loading with 50Ω to −2.0V (Notes 4, 5, 6) +125˚C Voltage VOLC Notes +125˚C Voltage VOHC Conditions Parameter Output HIGH +125˚C Output LOW −1610 −55˚C mV VIN = VIH(Min) or VIL(Max) 0˚C to Voltage Loading with 50Ω to −2.0V (Notes 4, 5, 6) +125˚C −1555 mV −55˚C DC Electrical Characteristics VEE = −4.2V to −5.7V, VCC = VCCA = GND (Note 6) Symbol VDIFF Parameter Input Voltage Min Typ Max Units TC mV −55˚C to V −55˚C to 150 Differential VCM Common Mode +125˚C VCC − 2.0 VCC − 0.5 Voltage VIH Single-Ended Single-Ended −1165 −870 mV −1830 −1475 mV Input HIGH Current 150 µA 450 µA CLKSEL 380 µA −10 µA Current IEE Power Supply −55˚C to −55˚C to +125˚C −80 −25 mA Current, Normal −55˚C to +125˚C Notes (Notes 4, 5, 6) (Notes 4, 5, 6) Guaranteed HIGH Signal for All Inputs Guaranteed LOW Signal for All Inputs VIN = VIH(Max) +125˚C TCLK Input Leakage −55˚C to +125˚C CLKIN, CLKIN ICBO −55˚C to +125˚C Input Low Voltage IIH Output Swing +125˚C Input High Voltage VIL Conditions Required for Full VIN = VEE (Notes 4, 5, 6, 7) (Notes 4, 5, 6, 7) (Notes 4, 5, 6) (Notes 4, 5, 6) (Notes 4, 5, 6) Note 4: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals −55˚C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides “cold start” specs which can be considered a worst case condition at cold temperatures. www.national.com 2 DC Electrical Characteristics (Continued) Note 5: Screen tested 100% on each device at −55˚C, +25˚C, and +125˚C, Subgroups 1, 2, 3, 7, and 8. Note 6: Sample tested (Method 5005, Table I) on each manufactured lot at −55˚C, +25˚C, and +125˚C, Subgroups A1, 2, 3, 7, and 8. Note 7: Guaranteed by applying specified input condition and testing VOH/VOL. AC Electrical Characteristics VEE = −4.2V to −5.7V, VCC = VCCA = GND Symbol TC = −55˚C TC = +25˚C TC = +125˚C Min Max Min Max Min Max 0.58 0.88 0.63 0.88 0.72 0.30 1.60 0.30 1.50 0.30 0.90 0.25 0.85 Parameter tPLH Propagation Delay CLKIN, tPHL CLKIN to CLK(1–4), CLK(1–4) tPLH Propagation Delay, TCLK tPHL to CLK(1–4), CLK(1–4) tS G–G Skew Gate to Gate (Note 12) tTLH Transition Time tTHL 20% to 80%, 80% to 20% 120 Units Conditions Notes 1.02 ns Figures 1, 2 (Notes 8, 9, 10) 0.40 1.70 ns 120 ps 0.20 0.85 ns 100 (Note 10) Note 8: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals −55˚C, then testing immediately after power-up. This provides “cold start” specs which can be considered a worst case condition at cold temperatures. Note 9: Screen tested 100% on each device at +25˚C temperature only, Subgroup A9. Note 10: Sample tested (Method 5005, Table I) on each manufactured lot at +25˚C, Subgroup A9, and at +125˚C and −55˚C temperatures, Subgroups A10 and A11. Note 11: Not tested at +25˚C, +125˚C and −55˚C temperature (design characterization data). Note 12: Maximum output skew for any one device. DS100319-3 Note 13: Shown for testing CLKIN to CLK1 in the differential mode. Note 14: L1, L2, L3 and L4 = equal length 50Ω impedance lines. Note 15: All unused inputs and outputs are loaded with 50Ω in parallel with ≤3 pF to GND. Note 16: Scope should have 50Ω input terminator internally. FIGURE 1. AC Test Circuit 3 www.national.com AC Electrical Characteristics (Continued) DS100319-4 FIGURE 2. Propagation Delay, TCLK, CLKSEL to Outputs DS100319-5 FIGURE 3. Propagation Delay, CLKIN/CLKIN to Outputs DS100319-6 Note 17: The output to output skew, which is defined as the difference in the propagation delays between each of the four outputs on any one 100115 shall not exceed 75 ps. FIGURE 4. Transition Times www.national.com 4 5 100315 Low-Skew Quad Clock Driver Physical Dimensions inches (millimeters) unless otherwise noted 16 Lead Ceramic Flatpak (F) NS Package Number W16A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support 1. Life support devices or systems are devices or sysdevice or system whose failure to perform can be reatems which, (a) are intended for surgical implant into sonably expected to cause the failure of the life support the body, or (b) support or sustain life, and whose faildevice or system, or to affect its safety or effectiveness. ure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: firstname.lastname@example.org www.national.com National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: email@example.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: firstname.lastname@example.org National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project