M74HC194
M74HC194
4 BIT PIPO SHIFT REGISTER
■
■
■
■
■
■
■
HIGH SPEED :
tPD = 13 ns (TYP.) at VCC = 6V
LOW POWER DISSIPATION:
ICC =4µA(MAX.) at TA=25°C
HIGH NOISE IMMUNITY:
VNIH = V NIL = 28 % VCC (MIN.)
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN)
BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
WIDE OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 194
DESCRIPTION
The M74HC194 is an high speed CMOS 8 BIT
PIPO SHIFT REGISTER fabricated with silicon
gate C2MOS technology. This SHIFT REGISTER
is designed to incorporate virtually all of the
features a system designer may want in a shift
register. It features parallel inputs, parallel
outputs, right shift and left shift serial inputs, clear
line. The register has four distinct modes of
operation : PARALLEL (Broadside) LOAD ; SHIFT
RIGHT(SR) (in the direction QA QD); SHIFT
LEFT(SL); INHIBIT CLOCK (do nothing).
Synchronous parallel loading is accomplished by
applying the four data bits and taking both mode
control inputs, S0 and S1 high. The data are
loaded into their respective flip-flops and appear
DIP
SOP
TSSOP
ORDER CODES
PACKAGE
TUBE
DIP
SOP
TSSOP
M74HC194B1R
M74HC194M1R
T&R
M74HC194RM13TR
M74HC194TTR
at the outputs after the positive transition of the
CLOCK input. During loading, serial data flow is
inhibited.
Shift
right
is
accomplished
synchronously with the rising edge of the clock
pulse when S0 is high and S1 is low. Serial data
for this mode is entered at the SHIFT RIGHT data
input. When S0 is low and S1 is high, data shift left
synchronously and new data is entered at the
SHIFT LEFT serial input. Clocking of the flip-flops
is inhibited when both mode control inputs are low.
The mode control inputs should be changed only
when the CLOCK input is high.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
August 2001
1/12
M74HC194
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN No
SYMBOL
1
CLEAR
2
SR
3, 4, 5, 6
A to D
7
SL
9, 10
S0, S1
11
CLOCK
15, 14, 13,
12
8
16
NAME AND FUNCTION
Asynchronous Reset
Input (Active LOW)
Serial Data Input (Shift
Right)
Parallel Data Inputs
Serial Data Input
(Shift Left)
Mode Control Inputs
Clock Input (LOW to
HIGH Edge-triggered)
QA to QD
GND
Vcc
Parallel Outputs
Ground (0V)
Positive Supply Voltage
TRUTH TABLE
INPUTS
MODE
OUTPUTS
SERIAL
CLEAR
PARALLEL
CLOCK
S1
S0
L
X
X
H
X
H
QA
QB
QC
QD
X
L
L
L
L
X
X
QA0
QB0
QC0
QD0
b
c
d
a
b
c
d
X
X
X
X
H
QAn
QBn
QCn
L
X
X
X
X
L
QAn
QBn
QCn
H
X
X
X
X
X
QBn
QCn
QDn
H
L
X
X
X
X
X
QBn
QCn
QDn
L
X
X
X
X
X
X
QA0
QB0
QC0
QD0
LEFT
RIGHT
A
B
C
D
X
X
X
X
X
X
X
X
X
X
H
H
X
X
a
H
L
H
X
H
H
L
H
X
H
H
L
H
H
L
H
L
L
X
X
X : Don’t Care
a ~d
: The level of steady state input voltage at input A ~ D
QA0 ~ QD0 : No Change
QAn ~ QDn : The level of QA, QB, QC, respectively, before the most recent positive transition of the clock.
2/12
M74HC194
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
TIMING CHART
3/12
M74HC194
ABSOLUTE MAXIMUM RATINGS
Symbol
V CC
Parameter
Supply Voltage
Value
Unit
-0.5 to +7
V
-0.5 to VCC + 0.5
-0.5 to VCC + 0.5
V
DC Input Diode Current
± 20
mA
IOK
DC Output Diode Current
± 20
mA
IO
DC Output Current
VI
DC Input Voltage
VO
DC Output Voltage
IIK
ICC or IGND DC VCC or Ground Current
PD
Power Dissipation
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
V
± 25
mA
± 50
mA
500(*)
mW
-65 to +150
°C
300
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65 °C; derate to 300mW by 10mW/°C from 65°C to 85°C
RECOMMENDED OPERATING CONDITIONS
Symbol
V CC
Parameter
Supply Voltage
VI
Input Voltage
VO
Output Voltage
Top
Operating Temperature
Input Rise and Fall Time
tr, tf
4/12
Value
Unit
2 to 6
V
0 to VCC
V
0 to VCC
V
-55 to 125
°C
VCC = 2.0V
0 to 1000
ns
VCC = 4.5V
0 to 500
ns
VCC = 6.0V
0 to 400
ns
M74HC194
DC SPECIFICATIONS
Test Condition
Symbol
VIH
V IL
VOH
VOL
II
ICC
Parameter
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
Low Level Output
Voltage
Input Leakage
Current
Quiescent Supply
Current
Value
TA = 25°C
VCC
(V)
Min.
2.0
4.5
6.0
2.0
Typ.
Max.
1.5
3.15
4.2
-40 to 85°C
-55 to 125°C
Min.
Min.
Max.
1.5
3.15
4.2
4.5
6.0
Max.
1.5
3.15
4.2
V
0.5
0.5
0.5
1.35
1.8
1.35
1.8
1.35
1.8
2.0
IO=-20 µA
1.9
2.0
1.9
1.9
4.5
IO=-20 µA
4.4
4.5
4.4
4.4
Unit
V
6.0
IO=-20 µA
5.9
6.0
5.9
5.9
4.5
IO=-4.0 mA
4.18
4.31
4.13
4.10
6.0
IO=-5.2 mA
5.68
2.0
IO=20 µA
0.0
0.1
0.1
0.1
4.5
IO=20 µA
0.0
0.1
0.1
0.1
6.0
IO=20 µA
0.0
0.1
0.1
0.1
4.5
IO=4.0 mA
0.17
0.26
0.33
0.40
6.0
IO=5.2 mA
0.18
0.26
0.33
0.40
6.0
VI = VCC or GND
± 0.1
±1
±1
µA
6.0
VI = VCC or GND
4
40
80
µA
5.8
5.63
V
5.60
V
5/12
M74HC194
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
Test Condition
Symbol
Parameter
tTLH tTHL Output Transition
Time
tPLH tPHL Propagation Delay
Time
(CLOCK - Q)
tPHL
fMAX
Propagation Delay
Time
(CLEAR - Q)
Maximum Clock
Frequency
tW(H)
tW(L)
Minimum Pulse
Width (CLOCK)
tW(L)
Minimum Pulse
Width (CLEAR)
ts
ts
th
tREM
Minimum Set-up
Time
(SI, PI - CLOCK)
Minimum Set-up
Time
(S0, S1 -CLOCK)
Minimum Hold
Time
Minimum Removal
Time
Value
TA = 25°C
VCC
(V)
Min.
-40 to 85°C
-55 to 125°C
Min.
Min.
Typ.
Max.
2.0
4.5
6.0
2.0
30
8
7
48
75
15
13
115
95
19
16
145
115
23
20
175
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
15
13
52
17
15
13
50
59
20
5
4
24
6
5
20
5
4
28
7
6
23
20
125
25
21
29
25
155
31
26
35
30
190
38
32
6.2
31
37
Max.
5.0
25
30
75
15
13
75
15
13
75
15
13
75
15
13
0
0
0
5
5
5
Max.
4.2
21
25
95
19
16
95
19
16
95
19
16
95
19
16
0
0
0
5
5
5
Unit
ns
ns
ns
MHz
110
22
19
110
22
19
110
22
19
110
23
20
0
0
0
5
5
5
ns
ns
ns
ns
ns
ns
CAPACITIVE CHARACTERISTICS
Test Condition
Symbol
Parameter
VCC
(V)
Value
TA = 25°C
Min.
Typ.
Max.
10
CIN
Input Capacitance
5.0
5
C PD
Power Dissipation
Capacitance (note
1)
5.0
85
-40 to 85°C
-55 to 125°C
Min.
Min.
Max.
10
Unit
Max.
10
pF
pF
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x fIN + ICC
6/12
M74HC194
TEST CIRCUIT
C L = 50pF or equivalent (includes jig and probe capacitance)
R T = ZOUT of pulse generator (typically 50Ω)
WAVEFORM 1 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)
7/12
M74HC194
WAVEFORM 2 : MINIMUM PULSE WIDTH AND REMOVAL TIME (f=1MHz; 50% duty cycle)
WAVEFORM 3 : MINIMUM PULSE WIDTH, SETUP AND HOLD TIME (f=1MHz; 50% duty cycle)
8/12
M74HC194
Plastic DIP-16 (0.25) MECHANICAL DATA
mm.
inch
DIM.
MIN.
a1
0.51
B
0.77
TYP
MAX.
MIN.
TYP.
MAX.
0.020
1.65
0.030
0.065
b
0.5
0.020
b1
0.25
0.010
D
20
0.787
E
8.5
0.335
e
2.54
0.100
e3
17.78
0.700
F
7.1
0.280
I
5.1
0.201
L
Z
3.3
0.130
1.27
0.050
P001C
9/12
M74HC194
SO-16 MECHANICAL DATA
DIM.
mm.
MIN.
TYP
A
a1
inch
MAX.
MIN.
TYP.
1.75
0.1
0.068
0.2
a2
MAX.
0.003
0.007
1.65
0.064
b
0.35
0.46
0.013
0.018
b1
0.19
0.25
0.007
0.010
C
0.5
0.019
c1
45° (typ.)
D
9.8
10
0.385
0.393
E
5.8
6.2
0.228
0.244
e
1.27
0.050
e3
8.89
0.350
F
3.8
4.0
0.149
0.157
G
4.6
5.3
0.181
0.208
L
0.5
1.27
0.019
0.050
M
S
0.62
0.024
8° (max.)
PO13H
10/12
M74HC194
TSSOP16 MECHANICAL DATA
mm.
inch
DIM.
MIN.
TYP
A
MAX.
MIN.
TYP.
MAX.
1.2
A1
0.05
A2
0.8
b
0.047
0.15
0.002
0.004
0.006
1.05
0.031
0.039
0.041
0.19
0.30
0.007
0.012
c
0.09
0.20
0.004
0.0089
D
4.9
5
5.1
0.193
0.197
0.201
E
6.2
6.4
6.6
0.244
0.252
0.260
E1
4.3
4.4
4.48
0.169
0.173
0.176
1
e
0.65 BSC
K
0°
L
0.45
A
0.60
0.0256 BSC
8°
0°
0.75
0.018
8°
0.024
0.030
A2
A1
b
e
K
c
L
E
D
E1
PIN 1 IDENTIFICATION
1
0080338D
11/12
M74HC194
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringe ment of patents or other righ ts of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this pub lication are subject to change without notice. Thi s pub lication supersedes and replaces all information
previously supplied. STMicroelectronics prod ucts are not authori zed for use as critical components in life suppo rt devices or
systems without express written approval of STMicroelectronics.
 The ST logo is a registered trademark of STMicroelectronics
 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Swit zerland - United Kingdom
 http://w ww.st.com
12/12
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement