datasheet for VL43B1G63A

datasheet for VL43B1G63A
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
General Information
8GB 1Gx72 DDR3 SDRAM ECC REGISTERED SO-RDIMM 204-PIN
Description
The VL43B1G63A is a 1Gx72 DDR3 SDRAM high density RDIMM. This dual rank memory module consists of
eighteen CMOS 512Mx8 bits with 8 banks DDR3 Synchronous DRAMs in BGA packages, a 28-bit registered
buffer/PLL clock in BGA package, and a 2K EEPROM with thermal sensor in an 8-pin MLF package. This module is a
204-pin registered dual in-line memory module and is intended for mounting into an edge connector socket.
Decoupling capacitors are mounted on the printed circuit board for each DDR3 SDRAM.
Features
























Pin Description
204-pin, registered small-outline dual in-line memory module (SO-RDIMM)
Supports ECC error detection and correction
Fast data transfer rates: PC3-12800, PC3-10600, PC3-8500, PC3-6400
VDD = VDDQ = 1.5V +/-0.075V
JEDEC standard 1.5V +/-0.075V I/O (SSTL_15 compatible)
VDDSPD = 3.0V to 3.6V
Eight internal component banks for concurrent operation
8-bit pre-fetch architecture
Bi-directional differential data-strobe
Nominal and dynamic on-die termination (ODT)
ZQ calibration support
Programmable CAS# latency:
11 (DDR3-1600), 9 (DDR3-1333), 7 (DDR3-1066), 6 (DDR3-800)
Programmable burst; length (8)
Average refresh period 7.8 us
Asynchronous reset
Fly-by topology
On board terminated command, address, and control bus
Serial presence detect (SPD) EEPROM with thermal sensor
Thermal sensor range: -40oC to +125oC (Max +/-3oC accuracy)
JEDEC pinout
Gold edge contacts
Lead-free, RoHS compliant
PCB: Height 30.00mm (1.181”), double sided component
Operating temperature (TOPER): - Commercial (0oC <= Tc <= 95oC)
- Industrial (-40oC <= Tc <= 95oC)
o
o
Notes: Double refresh rate is required when 85 C < TOPER <= 95 C.
TOPER is DRAM case temperature (Tc).
Order Information:
VL43B1G63A - K0 S X - X
OPERATING TEMPERATURE
None: Commercial
S1: Industrial screening
Pin Name
Function
A0~A15
Address Inputs
A10/AP
Address Input/ Autoprecharge
A12/BC#
Address Input/ Burst Chop
BA0~BA2
Bank Address Inputs
DQ0~DQ63
Data Input/Output
DQS0~DQS8
Data Strobes
DQS0#~DQS8#
Data Strobes Complement
DM0~DM8
Data Masks
CB0~CB7
Data Check Bits I/O
PAR_IN
Parity Input
ERR_OUT#
Parity Error Output
CK0, CK0#
Clock Input
ODT0, ODT1
On-die Termination Control
CKE0, CKE1
Clock Enables
CS0#, CS1#
Chip Selects
RAS#
Row Address Strobes
CAS#
Column Address Strobes
WE#
Write Enable
RESET#
Register and SDRAM Control
VDD
Voltage Supply
VSS
Ground
SA0~SA1
SPD Address
SDA
SPD Data Input/Output
SCL
SPD Clock Input
EVENT#
Temperature Event Output
VREFCA
Reference Voltage for CA
VREFDQ
Reference Voltage for DQ
VDDSPD
SPD Voltage Supply
DRAM DIE (Option)
DRAM MANUFACTURER
S - SAMSUNG
MODULE SPEED
K0: PC3-12800 @ CL11
K9: PC3-10600 @ CL9
F8: PC3-8500 @ CL7
E7: PC3-6400 @ CL6
VTT
Termination Voltage
NC
No Connect
VL: Lead-free/RoHS
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
1
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
Pin Configuration
204-PIN DDR3 SO-RDIMM FRONT
204-PIN DDR3 SO-RDIMM BACK
Pin
Name
Pin
Name
Pin
Name
Pin
Name
Pin
Name
Pin
Name
Pin
Name
Pin
Name
1
VREFDQ
53
VSS
105
A1
157
DM5
2
VSS
54
DQ28
106
A2
158
VSS
3
VSS
55
DQ24
107
A0
159
DQ42
4
DQ4
56
DQ29
108
BA1
160
DQ46
5
DQ0
57
DQ25
109
VDD
161
DQ43
6
DQ5
58
VSS
110
VDD
162
DQ47
7
DQ1
59
DM3
111
CK0
163
VSS
8
VSS
60
DQS3#
112
PAR_IN
164
VSS
9
VSS
61
VSS
113
CK0#
165
DQ48
10
DQS0#
62
DQS3
114
Err_Out#
166
DQ52
11
DM0
63
DQ26
115
VDD
167
DQ49
12
DQS0
64
VSS
116
VDD
168
DQ53
13
DQ2
65
DQ27
117
A10/AP
169
VSS
14
VSS
66
DQ30
118
CS3# *
170
VSS
15
DQ3
67
VSS
119
BA0
171
DQS6#
16
DQ6
68
DQ31
120
CS2# *
172
DM6
17
VSS
69
CB0
121
WE#
173
DQS6
18
DQ7
70
VSS
122
RAS#
174
DQ54
19
DQ8
71
CB1
123
VDD
175
VSS
20
VSS
72
CB4
124
VDD
176
DQ55
21
DQ9
73
VSS
125
CAS#
177
DQ50
22
DQ12
74
CB5
126
ODT0
178
VSS
23
VSS
75
DQS8#
127
CS0#
179
DQ51
24
DQ13
76
DM8
128
ODT1
180
DQ60
25
DQS1#
77
DQS8
129
CS1#
181
VSS
26
VSS
78
VSS
130
A13
182
DQ61
27
DQS1
79
VSS
131
VDD
183
DQ56
28
DM1
80
CB6
132
VDD
184
VSS
29
VSS
81
CB2
133
DQ32
185
DQ57
30
RESET#
82
CB7
134
DQ36
186
DQS7#
31
DQ10
83
CB3
135
DQ33
187
VSS
32
VSS
84
VREFCA
136
DQ37
188
DQS7
33
DQ11
85
VDD
137
VSS
189
DM7
34
DQ14
86
VDD
138
VSS
190
VSS
35
VSS
87
CKE0
139
DQS4#
191
DQ58
36
DQ15
88
A15
140
DM4
192
DQ62
37
DQ16
89
CKE1
141
DQS4
193
DQ59
38
VSS
90
A14
142
DQ38
194
DQ63
39
DQ17
91
BA2
143
VSS
195
VSS
40
DQ20
92
A9
144
DQ39
196
VSS
41
VSS
93
VDD
145
DQ34
197
SA0
42
DQ21
94
VDD
146
VSS
198
EVENT#
43
DQS2#
95
A12/BC#
147
DQ35
199
VDDSPD
44
DM2
96
A11
148
DQ44
200
SDA
45
DQS2
97
A8
149
VSS
201
SA1
46
VSS
98
A7
150
DQ45
202
SCL
47
VSS
99
A5
151
DQ40
203
VTT
48
DQ22
100
A6
152
VSS
204
VTT
49
DQ18
101
VDD
153
DQ41
50
DQ23
102
VDD
154
DQS5#
51
DQ19
103
A3
155
VSS
52
VSS
104
A4
156
DQS5
*: These pins are not used in this module.
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
2
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
Function Block Diagram
RCS1#
RCS0#
DQS0
DQS0#
DM0
DQS4
DQS4#
DM4
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
Vss
D0
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
D9
Vss
Vss
DQS1
DQS1#
DM1
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
Vss
D1
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
Vss
D10
Vss
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
Vss
D2
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
Vss
D11
Vss
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
Vss
D3
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
Vss
D12
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
D8
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
ZQ
DQ7
PAR_IN
RESET#
D14
Vss
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
D6
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
D15
Vss
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
D7
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
D16
Command, address, control, and clock line terminations
D17
RCS1# -> CS1#: SDRAMs D9-D17
RCS0# -> CS0#: SDRAMs D0-D8
RA0-RA15 -> A0-A15: SDRAMs D0-D17
RBA0-RBA2 -> BA0-BA2: SDRAMs D0-D17
RRAS# -> RAS#: SDRAMs D0-D17
RCAS# -> CAS#: SDRAMs D0-D17
RWE# -> WE#: SDRAMs D0-D17
RCKE0 -> CKE0: SDRAMs D0-D8
RODT0 -> ODT0: SDRAMs D0-D8
RCKE1 -> CKE1: SDRAMs D9-D17
RODT1 -> ODT1: SDRAMs D9-D17
1:2
R
E
G
I
S
T
E
R
/
P
L
L
PCK0#
QERR#
Err_Out#
RA0-RA15, RBA0-RBA2
RRAS#, RCAS#, RWE#,
RCS0#, RCKE0, RODT0
RCS1#, RCKE1, RODT1
DDR3
SDRAM
PCK0
PCK0#
DDR3
SDRAM
36 ohm +/-5%
VTT
30 ohm +/-5%
VDD
0.1uF
Serial PD
w ith Thermal sensor
22 ohm +/-5%
CK0#
D5
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
Vss
Vss
120 ohm
+/-1%
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
Vss
CB0
CB1
CB2
CB3
CB4
CB5
CB6
CB7
Vss
CK0
Vss
DQS7
DQS7#
DM7
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQS8
DQS8#
DM8
CS1#
CS0#
A0-A15
BA0-BA2
RAS#
CAS#
WE#
CKE0
ODT0
CKE1
ODT1
D13
DQS6
DQS6#
DM6
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQS3
DQS3#
DM3
D4
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQS5
DQS5#
DM5
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
DQS2
DQS2#
DM2
DM CS# DQS DQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
ZQ
SCL
SDA
EVENT#
A0
EVENT#
A1
SA0 SA1
VDDSPD
Serial PD
VDD
D0-D17
VTT
D0-D17
A2
Vss
VREFCA
D0-D17
VREFDQ
D0-D17
VSS
D0-D17
PCK0
22 ohm +/-5%
Notes:
RST #
1. Unless otherw ise noted, resistor values are 15 ohms +/-5%
RESET#: SDRAMs D0-D17
2. ZQ resistors are 240 ohms +/-1%
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
3
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
Absolute Maximum Ratings
Symbol
VDD
VDDQ
VIN, VOUT
TSTG
IL
IOZ
IVREF
Parameter
Min
Max
Unit
Voltage on VDD pin relative to VSS
-0.4
1.975
V
Voltage on VDDQ pin relative to VSS
-0.4
1.975
V
Voltage on any pin relative to VSS
-0.4
1.975
Storage temperature
Input leakage current; Any input 0V<VIN<VDD;
VREF input 0V<VIN<0.95V;
Other pins not under test = 0V
Output leakage current;
0V<VOUT<VDDQ; DQs and ODT are disabled
V
0
-55
100
Address, RAS#,
CAS#, WE#, BA,
CS#, CKE, ODT
-5
5
uA
CK, CK#
-5
150
uA
DM
-4
4
uA
-10
10
uA
-18
18
uA
DQ, DQS, DQS#
VREF supply leakage current; VREF = Valid VREF level
C
DC Operating Conditions
Symbol
VDD
VDDQ
Parameter
Min
Typical
Max
Unit
Notes
Supply Voltage
1.425
1.5
1.575
V
1,2
I/O Supply Voltage
1.425
1.5
1.575
V
1,2
VREFDQ (DC)
I/O reference voltage DQ bus
0.49 x VDD
0.5 x VDD
0.51 x VDD
V
3,4
VREFCA (DC)
Input reference voltage CMD/ADD bus
0.49 x VDD
0.5 x VDD
0.51 x VDD
V
3,4
-0.483 x VDDQ
0.5 x VDDQ
+0.517 x VDDQ
V
5
VTT
Termination Reference Voltage
Notes:
1. Under all conditions VDDQ must be less than or equal to VDD.
2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
3. The AC peak noise on VREF may not allow VREF to deviate from VREF(DC) by more than +/-1% VDD
4. For reference: approximate VDD/2 +/-15mV.
5. VTT termination voltage in excess of stated limit will adversely affect the command and address signals’ voltage margin and will reduce
timing margins.
Operating Temperature Condition
Symbol
TOPER
Parameter
Operating temperature
Rating
Commercial
Industrial
Units
0 to 95
-40 to +95
0
C
Notes
1,2
Notes:
1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer
to JEDEC JESD51-2.
o
2. At -40 to +85 C, operation temperature range, all DRAM specifications will be supported. The refresh rate is required to double when
o
o
85 C < TOPER <= 95 C.
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
4
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
Input DC Logic Level
All voltages referenced to VSS
Symbol
Parameter
Min
Max
Unit
Command and Address
VIHCA(DC)
Input High (Logic 1) Voltage (DDR3-1066/1333/1600/800)
VREF + 0.100
VDD
V
VILCA(DC)
Input Low (Logic 0) Voltage (DDR3-1066/1333/1600/800)
VSS
VREF - 0.100
V
VIHDQ(DC)
Input High (Logic 1) Voltage (DDR3-1066/1333/1600/800)
VREF + 0.100
VDD
V
VILDQ(DC)
Input Low (Logic 0) Voltage (DDR3-1066/1333/1600/800)
VSS
VREF - 0.100
V
Min
Max
Unit
DQ and DM
Input AC Logic Level
All voltages referenced to VSS
Symbol
Parameter
Command and Address
VIHCA(AC)
Input High (Logic 1) Voltage (DDR3-1066/1333/1600/800)
VREF + 0.175
-
V
VILCA(AC)
Input Low (Logic 0) Voltage (DDR3-1066/1333/1600/800)
-
VREF - 0.175
V
DQ and DM
VIHDQ(AC)
Input High (Logic 1) Voltage (DDR3-1066/800)
VREF + 0.175
-
V
VILDQ(AC)
Input Low (Logic 0) Voltage (DDR3-1066/800)
-
VREF - 0.175
V
VIHDQ(AC)
Input High (Logic 1) Voltage (DDR3-1333/1600)
VREF + 0.150
-
V
VILDQ(AC)
Input Low (Logic 0) Voltage (DDR3-1333/1600)
-
VREF - 0.150
V
Symbol
Min
Max
Unit
Input capacitance (A0~A15, BA0~BA2, RAS#, CAS#, WE#)
CIN1
5.5
6.5
pF
Input capacitance (CKE0, CKE1), (ODT0, ODT1), (CS0#, CS1#)
CIN2
5.5
6.5
pF
Input capacitance (CK0, CK0#)
CIN3
5.5
6.5
pF
7
8.6
pF
7
9.0
pF
F8 (DDR3-1066)
7
9.4
pF
E7 (DDR3-800)
7
10
pF
Input/Output
Capacitance
0
TA=25 C, f=100MHz
Parameter
K0 (DDR3-1600)
Input/Output capacitance
(DQ, DQS, DQS#, DM, CB)
K9 (DDR3-1333)
CIO
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
5
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
IDD Specification
Condition
Operating one bank active-precharge current;
tCK= tCK(IDD); tRC= tRC(IDD); tRAS= tRAS MIN(IDD); CKE
is HIGH, CS# is HIGH between valid commands; Address bus
inputs are SWITCHING; Data bus inputs are SWITCHING
Operating one bank active-read-precharge current;
IOUT = 0mA; BL = 8; CL = CL(IDD); AL = 0; tCK= tCK(IDD);
tRC= tRC(IDD); tRAS= tRAS MIN(IDD); tRCD= tRCD(IDD);
CKE is HIGH, CS# is HIGH between valid commands; Address
bus inputs are SWITCHING; Data pattern is same as IDD4W.
Precharge power-down current;
All device banks idle; tCK= tCK(IDD); CKE is LOW; Other
control and address bus inputs are STABLE; Data bus inputs
are FLOATING
Precharge standby current;
All device banks idle; tCK= tCK(IDD); CKE is HIGH; CS# is
HIGH; Other control and address bus inputs are SWITCHING;
Data bus inputs are SWITCHING.
Precharge quiet standby current;
All device banks idle; tCK= tCK(IDD); CKE is HIGH; CS# is
HIGH; Other control and address bus inputs are STABLE; Data
bus inputs are FLOATING
Active power-down current;
All device banks open; tCK= tCK(IDD); CKE is LOW; Other
control and address bus inputs are STABLE; Data bus inputs
are FLOATING.
Active standby current;
All device banks open; tCK= tCK(IDD); tRP= tRP(IDD); tRAS=
tRAS MAX(IDD)); CKE is HIGH, CS# is HIGH between valid
commands; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING.
Operating burst read current;
All device banks open; Continuous burst reads; IOUT = 0mA;
BL = 8; CL = CL(IDD); AL = 0; tCK= tCK(IDD); tRAS= tRAS
MAX(IDD); tRP= tRP(IDD); CKE is HIGH, CS# is HIGH
between valid commands; Address bus inputs are
SWITCHING; Data pattern is same as IDD4W.
Operating burst write current;
All device banks open; Continuous burst writes; BL = 8; CL =
CL(IDD); AL = 0; tCK= tCK(IDD); tRAS= tRAS MAX(IDD); tRP=
tRP(IDD); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are SWITCHING; Data bus
inputs are SWITCHING.
Burst refresh current;
tCK=tCK(IDD); Refresh command at every tRFC(IDD) interval;
CKE is HIGH; CS# is HIGH between valid commands; Other
control and address bus inputs are SWITCHING; Data bus
inputs are SWITCHING.
Self refresh current;
CK and CK# at 0V; CKE < 0.2V; Other control and address bus
inputs are FLOATING; Data bus inputs are FLOATING.
Operating bank interleave read current;
All bank interleaving reads; IOUT = 0mA; BL = 8; CL =
CL(IDD); AL = tRCD(IDD) - 1*tCK(IDD); tCK= tCK(IDD); tRC=
tRC(IDD); tRRD = tRRD(IDD); tRCD = 1*tCK(IDD) ; CKE is
HIGH; CS# is HIGH between valid commands; Address bus
inputs are STABLE during DESELECTs; Data pattern is same
as IDD4R.
Symbol
E7
K0
K9
F8
Unit
(DDR3-1600) (DDR3-1333) (DDR3-1066) (DDR3-800)
IDD0*
640
595
595
595
mA
IDD1*
730
685
685
685
mA
IDD2P-F**
370
370
370
370
mA
IDD2PS**
370
370
370
370
mA
IDD2N**
460
460
460
460
mA
IDD2Q**
460
460
460
460
mA
IDD3P**
460
460
460
460
mA
IDD3N**
640
640
640
640
mA
IDD4R*
1135
1000
865
865
mA
IDD4W*
1225
1045
910
910
mA
IDD5**
2710
2710
2260
2260
mA
IDD6**
270
270
270
270
mA
IDD7*
1810
1765
1405
1405
mA
Note: IDD specification is based on Samsung B-die components.
*: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode.
**: Value calculated reflects all module ranks in this operating condition.
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
6
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
AC TIMING PARAMETERS & SPECIFICATIONS
Parameter
Symbol
K0
(DDR3-1600)
K9
(DDR3-1333)
F8
(DDR3-1066)
E7
(DDR3-800)
Unit
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
8
-
8
-
8
-
8
-
ns
1.25
<1.50
1.5
<1.875
1.875
<2.5
2.5
3.3
ns
Clock Timing
Minimum Clock Cycle Time (DLL off mode)
Average Clock Period
tCK(DLL_OFF)
tCK(avg)
tCK(avg)min tCK(avg)max tCK(avg)min tCK(avg)max tCK(avg)min tCK(avg)max tCK(avg)min tCK(avg)max
+
+
+
+
+
+
+
+
tJIT(per)min tJIT(per)max tJIT(per)min tJIT(per)max tJIT(per)min tJIT(per)max tJIT(per)min tJIT(per)max
Clock Period
tCK(abs)
Average high pulse width
tCH(avg)
0.47
0.53
0.47
0.53
0.47
0.53
0.47
0.53
tCK(avg)
Average low pulse width
tCL(avg)
0.47
0.53
0.47
0.53
0.47
0.53
0.47
0.53
tCK(avg)
Clock Period Jitter
tJIT(per)
-70
70
-80
80
-90
90
-100
100
ps
tJIT(per, lck)
-60
60
-70
70
-80
80
-90
90
ps
Clock Period Jitter during DLL locking period
Cycle to Cycle Period Jitter
ns
tJIT(cc)
140
160
180
200
ps
Cycle to Cycle Period Jitter during DLL
locking period
tJIT(cc, lck)
120
140
160
180
ps
Cumulative error across 2 cycles
tERR(2per)
-103
103
-118
118
-132
132
-147
147
ps
Cumulative error across 3 cycles
tERR(3per)
-122
122
-140
140
-157
157
-175
175
ps
Cumulative error across 4 cycles
tERR(4per)
-136
136
-155
155
-175
175
-194
194
ps
Cumulative error across 5 cycles
tERR(5per)
-147
147
-168
168
-188
188
-209
209
ps
Cumulative error across 6 cycles
tERR(6per)
-155
155
-177
177
-200
200
-222
222
ps
Cumulative error across 7 cycles
tERR(7per)
-163
163
-186
186
-209
209
-232
232
ps
Cumulative error across 8 cycles
tERR(8per)
-169
169
-193
193
-217
217
-241
241
ps
Cumulative error across 9 cycles
tERR(9per)
-175
175
-200
200
-224
224
-249
249
ps
Cumulative error across 10 cycles
tERR(10per)
-180
180
-205
205
-231
231
-257
257
ps
Cumulative error across 11 cycles
tERR(11per)
-184
184
-210
210
-237
237
-263
263
ps
Cumulative error across 12 cycles
tERR(12per)
-188
188
-215
215
-242
242
-269
269
ps
Cumulative error across n = 13, 14 ... 49, 50
cycles
tERR(nper)min =(1+ 0.68ln(n))*tJIT(per)min
tERR(nper)max=(1+ 0.68ln(n))*tJIT(per)max
tERR(nper)
ps
Absolute clock HIGH pulse width
tCH(abs)
0.43
-
0.43
-
0.43
-
0.43
-
tCK(avg)
Absolute clock Low pulse width
tCL(abs)
0.43
-
0.43
-
0.43
-
0.43
-
tCK(avg)
DQS,DQS# to DQ skew, per group, per
access
tDQSQ
-
100
-
125
-
150
-
200
ps
DQ output hold time from DQS, DQS#
tQH
0.38
-
0.38
-
0.38
-
0.38
-
tCK(avg)
DQ low-impedance time from CK, CK#
tLZ(DQ)
-450
225
-500
250
-600
300
-800
400
ps
Data Timing
DQ high-impedance time from CK, CK#
tHZ(DQ)
-
225
-
250
-
300
-
400
ps
Data setup time to DQS, DQS# referenced
to Vih(ac)Vil(ac) levels
tDS(base)
(AC170)
-
-
-
-
25
-
75
-
ps
Data setup time to DQS, DQS# referenced
to Vih(ac)Vil(ac) levels
tDS(base)
(AC150)
10
-
30
-
-
-
-
-
ps
Data hold time to DQS, DQS# referenced to
Vih(ac)Vil(ac) levels
tDH(base)
45
-
65
-
100
-
150
-
ps
DQ and DM Input pulse width for each input
tDIPW
360
-
400
-
490
-
600
-
ps
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
7
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
AC TIMING PARAMETERS & SPECIFICATIONS
Parameter
Symbol
K0
(DDR3-1600)
K9
(DDR3-1333)
F8
(DDR3-1066)
MIN
MAX
MIN
MAX
MIN
MAX
E7
(DDR3-800)
MIN
Unit
MAX
Data Strobe Timing
DQS, DQS# READ Preamble
tRPRE
0.9
-
0.9
-
0.9
-
0.9
-
tCK
DQS, DQS# differential READ Postamble
tRPST
0.3
-
0.3
-
0.3
-
0.3
-
tCK
DQS, DQS# output high time
tQSH
0.4
-
0.4
-
0.38
-
0.38
-
tCK(avg)
DQS, DQS# output low time
tQSL
0.4
-
0.4
-
0.38
-
0.38
-
tCK(avg)
tWPRE
0.9
-
0.9
-
0.9
-
0.9
-
tCK
DQS, DQS# WRITE Preamble
DQS, DQS# WRITE Postamble
tWPST
0.3
-
0.3
-
0.3
-
0.3
-
tCK
tDQSCK
-225
225
-255
255
-300
300
-400
400
ps
tLZ(DQS)
-450
225
-500
250
-600
300
-800
400
ps
tHZ(DQS)
-
225
-
250
-
300
-
400
ps
DQS, DQS# differential input low pulse width
tDQSL
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
DQS, DQS# differential input high pulse
width
tDQSH
0.45
0.55
0.45
0.55
0.45
0.55
0.45
0.55
tCK
tDQSS
-0.27
0.27
-0.25
0.25
-0.25
0.25
-0.25
0.25
tCK(avg)
tDSS
0.18
-
0.2
-
0.2
-
0.2
-
tCK(avg)
tDSH
0.18
-
0.2
-
0.2
-
0.2
-
tCK(avg)
tDLLK
512
-
512
-
512
-
512
-
nCK
tRTP
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
tWTR
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
DQS, DQS# rising edge output access time
from rising CK, CK#
DQS, DQS# low-impedance time
(Referenced from RL-1)
DQS, DQS# high-impedance time
(Referenced from RL+BL/ 2)
DQS, DQS# rising edge to CK, CK# rising
edge
DQS,DQS# failing edge setup time to CK,
CK# rising edge
DQS,DQS# failing edge hold time to CK,
CK# rising edge
Command and Address Timing
DLL locking time
Internal READ Command to PRECHARGE
Command delay
Delay from start of internal write transaction
to internal read command
WRITE recovery time
tWR
15
-
15
-
15
-
15
-
ns
Mode Register Set command cycle time
tMRD
4
-
4
-
4
-
4
-
nCK
Mode Register Set command update delay
tMOD
max
(12tCK,15ns)
-
max
(12tCK,15ns)
-
max
(12tCK,15ns)
-
max
(12tCK,15ns)
-
tCCD
4
-
4
-
4
-
4
-
CAS# to CAS# command delay
Auto precharge write recovery + precharge
time
Multi-Purpose Register Recovery Time
tDAL(min)
nCK
WR + roundup (tRP / tCK(AVG))
nCK
tMPRR
1
-
1
-
1
-
1
-
nCK
ACTIVE to PRECHARGE command period
tRAS
35
9*tREFI
36
9*tREFI
37.5
9*tREFI
37.5
9*tREFI
ns
ACTIVE to internal read or write delay time
tRCD
13.75
-
13.5
-
13.13
-
15
-
ns
PRECHARGE command period
tRP
13.75
-
13.5
-
13.13
-
15
-
ns
ACTIVE to ACTIVE or REF command period
tRC
48.75
-
49.5
-
50.63
-
52.5
-
ns
-
ACTIVE to ACTIVE command period for
1KB page size
tRRD
max
(4tCK,6ns)
-
max
(4tCK,6ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,10ns)
ACTIVE to ACTIVE command period for
2KB page size
tRRD
max
(4tCK,7.5ns)
-
max
(4tCK,7.5ns)
-
max
(4tCK,10ns)
-
max
(4tCK,10ns)
-
Four activate window for 1KB page size
tFAW
30
-
30
-
37.5
-
40
-
ns
Four activate window for 2KB page size
tFAW
40
-
45
-
50
-
50
-
ns
Command and Address setup time to CK,
CK# referenced to Vih(ac) / Vil(ac) levels
tIS(base)
(AC175)
45
-
65
-
125
-
200
-
ps
Command and Address setup time to CK,
CK# referenced to Vih(ac) / Vil(ac) levels
tIS(base)
(AC150)
45 + 125
-
65 + 125
-
125 + 150
-
200 + 150
-
ps
Command and Address hold time from CK,
CK# referenced to Vih(ac) / Vil(ac) levels
tIH(base)
120
-
140
-
200
-
275
-
ps
tIPW
560
-
620
-
780
-
900
-
ps
Control & Address Input pulse width for each
input
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
8
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
AC TIMING PARAMETERS & SPECIFICATIONS
Parameter
Symbol
K0
(DDR3-1600)
K9
(DDR3-1333)
F8
(DDR3-1066)
E7
(DDR3-800)
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
Unit
Refresh Timing
4Gb REFRESH to REFRESH or REFRESH
to ACTIVE command interval
tRFC
300
-
300
-
300
-
300
-
ns
Average periodic refresh interval
(0°C<= TCASE <= 85 °C)
tREFI
7.8
-
7.8
-
7.8
-
7.8
-
us
Average periodic refresh interval
(85°C<= TCASE <= 95 °C)
tREFI
3.9
-
3.9
-
3.9
-
3.9
-
us
Power-up and RESET calibration time
tZQinitI
512
-
512
-
512
-
512
-
tCK
Normal operation Full calibration time
tZQoper
256
-
256
-
256
-
256
-
tCK
Normal operation Short calibration time
tZQCS
64
-
64
-
64
-
64
-
tCK
tXPR
max
(5tCK, tRFC
+ 10ns)
-
max
(5tCK, tRFC
+ 10ns)
-
max
(5tCK, tRFC
+ 10ns)
-
max
(5tCK, tRFC
+ 10ns)
-
tXS
max(5tC,
tRFC+10ns)
-
max(5tC,
tRFC+10ns)
-
max(5tC,
tRFC
+10ns)
-
max(5tC,
tRFC
+10ns)
-
Exit Self Refresh to commands requiring a
locked DLL
tXSDLL
tDLLK(min)
-
tDLLK(min)
-
tDLLK(min)
-
tDLLK(min)
-
Minimum CKE low width for Self refresh
entry to exit timing
tCKESR
tCKE(min) +
1tCK
-
tCKE(min) +
1tCK
-
tCKE(min) +
1tCK
-
tCKE(min) +
1tCK
-
Valid Clock Requirement after Self Refresh
Entry (SRE)
tCKSRE
max(5tC,
10ns)
-
max(5tCK,
10ns)
-
max(5tCK,
10ns)
-
max(5tCK,
10ns)
-
Valid Clock Requirement before Self
Refresh Exit (SRX)
tCKSRX
max(5tC,
10ns)
-
max(5tCK,
10ns)
-
max(5tCK,
10ns)
-
max(5tCK,
10ns)
-
tXP
max
(3tCK,6ns)
-
max
(3tCK,6ns)
-
max
(3tCK,7.5ns)
-
max
(3tCK,7.5ns)
-
tXPDLL
max
(10tCK,24ns)
-
max
(10tCK,24ns)
-
max
(10tCK,24ns)
-
max
(10tCK,24ns)
-
tCKE
max (3tCK,
5ns)
-
max (3tCK,
5.625ns)
-
max (3tCK,
5.625ns)
-
max (3tCK,
7.5ns)
-
tCPDED
1
-
1
-
1
-
1
-
nCK
Calibration Timing
Reset Timing
Exit Reset from CKE HIGH to a valid
command
Self Refresh Timing
Exit Self Refresh to commands not requiring
a locked DLL
nCK
Power Down Timing
Exit Power Down with DLL to any valid
command; Exit Precharge Power Down with
DLL frozen to commands not requiring a
locked DLL
Exit Precharge Power Down with DLL frozen
to commands requiring a locked DLL
CKE minimum pulse width
Command pass disable delay
Power Down Entry to Exit Timing
tPD
tCKE(min)
9*tREFI
tCKE(min)
9*tREFI
tCKE(min)
9*tREFI
tCKE(min)
9*tREFI
tCK
Timing of ACT command to Power Down
entry
tACTPDEN
1
-
1
-
1
-
1
-
nCK
Timing of PRE command to Power Down
entry
tPRPDEN
1
-
1
-
1
-
1
-
nCK
Timing of RD/RDA command to Power
Down entry
tRDPDEN
RL + 4 +1
-
RL + 4 +1
-
RL + 4 +1
-
RL + 4 +1
-
tWRPDEN
WL + 4
+ (tWR/
tCK(avg))
-
WL + 4
+ (tWR/
tCK(avg))
-
WL + 4
+ (tWR/
tCK(avg))
-
WL + 4
+ (tWR/
tCK(avg))
-
nCK
tWRAPDEN
WL+4
+WR+1
-
WL+4
+WR+1
-
WL+4
+WR+1
-
WL+4
+WR+1
-
nCK
tWRPDEN
WL + 2
+ (tWR/
tCK(avg))
-
WL + 2
+ (tWR/
tCK(avg))
-
WL + 2
+ (tWR/
tCK(avg))
-
WL + 2
+ (tWR/
tCK(avg))
-
nCK
Timing of WRA command to Power Down
entry (BL4MRS)
tWRAPDEN
WL+2
+WR+1
-
WL+2
+WR+1
-
WL+2
+WR+1
-
WL+2
+WR+1
-
nCK
Timing of REF command to Power Down
entry
tREFPDEN
1
-
1
-
1
-
1
-
Timing of MRS command to Power Down
entry
tMRSPDEN
tMOD(min)
-
tMOD(min)
-
tMOD(min)
-
tMOD(min)
-
Timing of WR command to Power Down
entry BL8 (OTF, MRS), BL4OTF
Timing of WRA command to Power Down
entry BL8 (OTF, MRS), BL4OTF
Timing of WR command to Power Down
entry (BL4MRS)
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
9
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
AC TIMING PARAMETERS & SPECIFICATIONS
Parameter
Symbol
K0
(DDR3-1600)
K9
(DDR3-1333)
F8
(DDR3-1066)
E7
(DDR3-800)
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
Unit
ODT Timing
ODT high time without write command or
with write command and BC4
ODTH4
4
-
4
-
4
-
4
-
nCK
ODT high time with Write command and BL8
ODTH8
6
-
6
-
6
-
6
-
nCK
Asynchronous RTT turn-on delay (PowerDown with DLL frozen)
tAONPD
2
8.5
2
8.5
2
8.5
2
8.5
ns
Asynchronous RTT turn-off delay (PowerDown with DLL frozen)
tAOFPD
2
8.5
2
8.5
2
8.5
2
8.5
ns
ODT turn-on
tAON
-225
225
-250
250
-300
300
-400
400
ps
RTT_NOM and RTT_WR turn-off time from
ODTL off reference
tAOF
0.3
0.7
0.3
0.7
0.3
0.7
0.3
0.7
tCK(avg)
RTT dynamic change skew
tADC
0.3
0.7
0.3
0.7
0.3
0.7
0.3
0.7
tCK(avg)
tWLMRD
40
-
40
-
40
-
40
-
tCK
tWLDQSEN
25
-
25
-
25
-
25
-
tCK
Setup time for tDQSS latch
tWLS
165
-
195
-
245
-
325
-
ps
Hold time for tDQSS latch
tWLH
165
-
195
-
245
-
325
-
ps
Write leveling output delay
tWLO
0
7.5
0
9
0
9
0
9
ns
Write leveling output error
tWLOE
0
2
0
2
0
2
0
2
ns
Write Leveling Timing
First DQS pulse rising edge after tDQSS
margining mode is programmed
DQS/DQS delay after tDQS margining mode
is programmed
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
10
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
Package Dimensions
FRONT VIEW
67.60
3.40
MAX
4.0 +/- 0.10 (2X)
30.00 TYP
1.80 (2X)
TYP
20.00 TYP
6.00 TYP
0.5 R
1.0 +/- 0.10
2.15 TYP
PIN 1
0.60 TYP
0.45 TYP
PIN 203
1.0 +/- 0.10
63.60 TYP
BACK VIEW
4.00 TYP
2.55 TYP
3.00 TYP
PIN 204
39.00 TYP
21.00 TYP
PIN 2
24.80 TYP
Note: 1. All dimensions are in millimeters with tolerance +/- 0.15mm unless otherwise specified.
2. The dimensional diagram is for reference only.
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
11
Product Specifications
PART NO.:
VL43B1G63A-K0/K9/F8/E7S
REV: 1.1
Revision History:
Date
Rev.
Page
Changes
12/05/2011
1.0
All
Spec released
02/28/2012
1.1
All
Add thermal sensor. Add speed E7 (DDR3-800)
Tel 949.888.2444 – 30052 Tomas, Rancho Santa Margarita, CA 92688 USA – w w w .virtium.com
12
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement