Epson | V4.22 | Specifications | Epson V4.22 Specifications

MF423-11
S1D12000 Series
Technical Manual
IEEE1394
LCD
DRIVER
Controller
IC
S1R72801F00A
S1D12000
Series
Technical Manual
S1D12000 Series Technical Manual
ELECTRONIC DEVICES MARKETING DIVISION
EPSON Electronic Devices Website
http://www.epson.co.jp/device/
This manual was made with recycle paper,
and printed using soy-based inks.
First issue November,1990 U
Printed May,2001 in Japan H B
4.5mm
NOTICE
No parts of this material may be reproduced or duplicated in any form or by any means without the written
permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
Seiko Epson does not assume any liability of any kind aristing out of any inaccuracies contained in this
material or due to its application or use in any product or circuit and, further, there is no representation that
this material is applicable to products requiring high level reliability, such as, medical products. Moreover,
no license to any intellectual property rights is granted by implication or otherwise, and there is no
representation or warranty that anything made in accordance with this material will be free from any patent
or copyright infringement of a third party. This material or portions thereof may contain technology or the
subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of
Japan and may require an export licence from teh Ministry of International Trade and Industry or other
approval from another government agency.
In pursuit of “Saving” Technology, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices
assists in creating the products of our customers’ dreams.
Epson IS energy savings.
Note the following precautions when using semiconductor devices.
[Precautions for light]
Due to the solar battery principle, the characteristics of the semiconductor devices generally change when
the devices are irradiated. This IC, therefore, may malfunction when exposed to light.
Since this IC is not completely lightproof, follow the precautions below when using a substrate or product
on which it is mounted.
(1) Design and mount the substrate or product so as to block out any light from reaching the IC during
actual use.
(2) For the inspection process, design the environments so as to block out any light from reaching the
IC.
(3) When blocking out light, take all surfaces of the IC chip into account.
© Seiko Epson corporation 2001, All rights reserved.
i8088 and i8086 are registered trademarks of Intel Corporation.
Z80 is registered trademark of Zilog Corporation.
V20 and V30 are registered trademarks of Nippon Electric Corporation.
4.5mm
The information of the product number change
Starting April 1, 2001 the product number will be changed as listed below. To order from April 1,
2001 please use the new product number. For further information, please contact Epson sales
representative.
Configuration of product number
●DEVICES
S1
D
12400
D
10B0
00
Packing specification
Specifications
Shape (D:Chip T:TCP)
Model number
Model name (D:LCD Driver)
Product classification (S1:Semiconductors)
Comparison table between new and previous number
Previous number
New number
Previous number
New number
SED122*D*A
SED122*D*B
SED122*DA*
SED122*T**
SED1220
SED1221
SED1222
SED1220D**
SED1220DAB
SED1220DB*
SED1220DG*
SED1221D**
SED1222D**
SED1222D*A
SED122A
SED1225
SED1225D**
SED1225D*B
SED1225DAB
SED1225DBB
SED1225DGB
SED1225T**
SED123*
SED123*D**
S1D122**D**A*
S1D122**D**B*
S1D122**D10**
S1D122**T****
S1D12200
S1D12201
S1D12202
S1D12200D****
S1D12200D10B*
S1D12200D11**
S1D12200D16**
S1D12201D****
S1D12202D****
S1D12202D**A*
S1D12210
S1D12205 Series
S1D12205D****
S1D12205D**B*
S1D12205D10B*
S1D12205D11B*
S1D12205D16B*
S1D12205T****
S1D123**
S1D123**D****
SED123*D*A
SED123*D*B
SED123*D*C
SED123*D*E
SED123*D*F
SED123*D*G
SED123*DA*
SED123*DB*
SED123*DG*
SED123*T**
SED1230
SED1230D**
SED1230DBB
SED1230DGB
SED1230DGE
SED1230DJB
SED1230DRE
SED1230T01
SED1230T0A
SED1230T0B
SED1231
SED1231D**
SED1231DAB
SED1231DBE
S1D123**D**A*
S1D123**D**B*
S1D123**D**C*
S1D123**D**E*
S1D123**D**F*
S1D123**D**G*
S1D123**D10**
S1D123**D11**
S1D123**D16**
S1D123**T****
S1D12300
S1D12300D****
S1D12300D11B*
S1D12300D16B*
S1D12300D16E*
S1D12300D19B*
S1D12300D27E*
S1D12300T001*
S1D12300T00A*
S1D12300T00B*
S1D12301
S1D12301D****
S1D12301D10B*
S1D12301D11E*
Previous number
New number
Previous number
New number
SED1231DJB
SED1231DMB
SED1231T01
SED1231T02
SED1231T0B
SED1232
SED1232D**
SED1232DAB
SED1232DBB
SED1232DGB
SED1232DMB
SED1233
SED1233D**
SED1233D2E
SED1233D3E
SED1233DAE
SED1233DBB
SED1233DBE
SED1233DGB
SED1233DGE
SED1233DMB
SED1233DRA
SED1233T0A
SED1233T0B
SED123*D*A
SED123*D*B
SED123*D*C
SED123*D*F
SED123*D..
SED123*DA*
SED123*DB*
SED123*DG*
SED1234
SED1234D**
SED1234DBA
SED1235
SED1235D2C
SED1235DAA
SED1235DBA
SED1235DGA
SED124*D**
SED124*T**
SED1240
S1D12301D19B*
S1D12301D22B*
S1D12301T001*
S1D12301T002*
S1D12301T00B*
S1D12302
S1D12302D****
S1D12302D10B*
S1D12302D11B*
S1D12302D16B*
S1D12302D22B*
S1D12303
S1D12303D****
S1D12303D02E*
S1D12303D03E*
S1D12303D10E*
S1D12303D11B*
S1D12303D11E*
S1D12303D16B*
S1D12303D16E*
S1D12303D22B*
S1D12303D27A*
S1D12303T00A*
S1D12303T00B*
S1D123**D**A*
S1D123**D**B*
S1D123**D**C*
S1D123**D**F*
S1D123**D****
S1D123**D10**
S1D123**D11**
S1D123**D16**
S1D12304
S1D12304D****
S1D12304D11A*
S1D12305
S1D12305D02C*
S1D12305D10A*
S1D12305D11A*
S1D12305D16A*
S1D124**D****
S1D124**T****
S1D12400
SED1240D0A
SED1240DAB
SED1240DBB
SED1240DGB
SED1240T0A
SED1240T0B
SED1240T0G
SED1241
SED1241DAB
SED1241DBB
SED1241DGB
SED1241T0A
SED1241T0B
SED1241T0G
SED1242
SED1242DAB
SED1242DBB
SED1242DGB
SED1242T0A
SED1242T0B
SED1242T0G
SED1242TXX
S1D12400D00A*
S1D12400D10B*
S1D12400D11B*
S1D12400D16B*
S1D12400T00A*
S1D12400T00B*
S1D12400T00G*
S1D12401
S1D12401D10B*
S1D12401D11B*
S1D12401D16B*
S1D12401T00A*
S1D12401T00B*
S1D12401T00G*
S1D12402
S1D12402D10B*
S1D12402D11B*
S1D12402D16B*
S1D12402T00A*
S1D12402T00B*
S1D12402T00G*
S1D12402T****
CONTENTS
1. S1D12000 Series Selection Guide
2. S1D12200 Series
3. S1D12205 Series
4. S1D12300 Series
5. S1D12304/12305 Series
6. S1D12400 Series
S1D12000 series
Selection Guide
■ LCD controller-drivers for
Built-in character generators together with segment and common drivers simplify the
task of displaying microprocessor messages on small LCDs.
small-sized displays
S1D12000 (SED1200) Series
Part number
Supply
LCD voltage
voltage
range (V)
Duty
Segment Common Display RAM
MPU
Extension
S1D12200D
(SED1220D)
S1D12200T
2.4 to 3.6
4.0 to 7.0
1/26
64
26
36
serial
—
Au bump
2.4 to 3.6
4.0 to 7.0
1/18
64
18
36
4 or 8-bit
serial
—
(SED1222D)
S1D12210D
**
*
(SED122AD )
2.4 to 3.6
2.4 to 3.6
4.0 to 7.0
4.0 to 7.0
1/18
1/18
60
64
18
18
36
36
4 or 8-bit
serial
4 or 8-bit
serial
—
—
S1D12205D
(SED1225D)
S1D12205T
1.7 to 3.6
3.0 to 6.0
1/18,1/26
64
26
36
4 or 8-bit
serial
—
S1D12301T
2.4 to 3.6
4.5 to 11.0
1/30
65
30
48
serial
—
2.4 to 3.6
4.5 to 11.0
1/23
65
23
48
serial
—
Au bump
2.4 to 3.6
4.5 to 11.0
1/16
65
16
48
4 or 8-bit
serial
—
S1D12304D
(SED1234D)
S1D12305D
(SED1235D)
Au bump
2.4 to 3.6
4.5 to 11.0
1/16
80
16
48
2.4 to 3.6
4.5 to 11.0
1/30
62
30
48
2.4 to 3.6
4.5 to 11.0
1/16
62
16
48
4 or 8-bit
serial
4 or 8-bit
serial
4 or 8-bit
serial
—
S1D12400T
—
—
1.8 to 5.5
4.0 to 16.0
1/34
80
34
80
4 or 8-bit
serial
—
1.8 to 5.5
4.0~16.0
1/26
80
26
80
serial
—
(SED1242T)
chip
chip
chip
Line Blink, Vertical
Scroll
TCP
S1D12402D
S1D12402T
Al pad
Built-in power circuit for
LCD Three standard
characters
(JIS,ASCII,Cellular)
LCD dynamic drive only
Au bump
4 or 8-bit
(SED1240T)
(SED1242D)
chip
TCP
S1D12401D
S1D12401T
Al pad
Au bump
(SED1240T)
(SED1241D)
chip
TCP
S1D12400D
(SED1240D)
chip
TCP
S1D12303D
S1D12303T
(SED1233T)
chip
TCP
(SED1232T)
(SED1233D)
chip
Built-in power circuit
for LCD Three
standard characters
(JIS,ASCII,Cellular)
LCD static drive
allowed
Au bump
4 or 8-bit
S1D12302D
S1D12302T
chip
TCP
(SED1231T)
(SED1232D)
chip
Au bump
4 or 8-bit
S1D12301D
(SED1231D)
chip
Au bump
TCP
S1D12300D
S1D12300T
(SED1230T)
Al pad
Au bump
(SED1225T)
(SED1230D)
chip
TCP
(SED1221T)
S1D12202D
chip
TCP
S1D12201D
S1D12201T
Comment
Au bump
4 or 8-bit
(SED1220T)
(SED1221D)
Package
(characters) interface display output
Au bump
1.8 to 5.5
4.0 to 16.0
1/18
80
18
80
4 or 8-bit
serial
—
chip
TCP
1–1
S1D12200 Series
Rev. 1.4
Contents
1. DESCRIPTION ............................................................................................................................................. 2–1
2. FEATURES .................................................................................................................................................. 2–1
3. BLOCK DIAGRAM ...................................................................................................................................... 2–2
4. CHIP SPECIFICATION ................................................................................................................................ 2–3
5. PIN DESCRIPTION .................................................................................................................................... 2–11
6. FUNCTIONAL DESCRIPTION ................................................................................................................... 2–14
7. COMMAND ................................................................................................................................................ 2–21
8. CHARACTER GENERATOR ..................................................................................................................... 2–24
9. ABSOLUTE MAXIMUM RATINGS ............................................................................................................. 2–31
10. DC CHARACTERISTICS ........................................................................................................................... 2–32
11. TIMING CHARACTERISTICS .................................................................................................................... 2–34
12. MPU INTERFACE (REFERENCE EXAMPLES) ........................................................................................ 2–37
13. LCD CELL INTERFACE (REFERENCE) ................................................................................................... 2–38
14. LCD DRIVE WAVEFORMS (B WAVEFORMS) ......................................................................................... 2–42
15. INSTRUCTION SETUP EXAMPLE (REFERENCE) .................................................................................. 2–43
16. OPTION LIST ............................................................................................................................................. 2–50
–i–
Rev. 1.4
1. DESCRIPTION
S1D12200 Series is a dot matrix LCD controller/driver
for character display. Using 4bits data, 8bits data or serial
data being provided from the micro computer, it displays
up to 36 characters, 4 user defined characters and up to
120 symbols.
Up to 256 types of built-in character generator ROMs are
prepared. Each character font is consisted of 5 × 8 dots.
It also contains the RAM for displaying 4 user defined
characters each font consisting of 5 × 8 dots. It is symbol
register allows character display with high degree of
freedom. This handy equipment can be operated with
minimum power consumption with its low power
consumption design, standby and sleeping mode.
2. FEATURES
• Built-in data display RAM – 36 characters + 4 user
defined characters + 120 symbols.
• CG ROM (For up to 256 characters), CG RAM (for 4
characters) and symbol register (for 120 symbols).
• No. of display digit and lines
< In normal mode >
1 (12 digits + 4 segments for signal) × 3 lines + 120
symbols + 5 static symbols (S1D12200D****)
2 (12 digits + 4 segments for signal) × 2 lines + 120
symbols + 5 static symbols (S1D12201D****)
3 12 digits × 2 lines + 120 symbols + 5 static symbols
(S1D12202D****)
4 (12 digits + 4 segments for signal) × 2 lines + 120
symbols + 10 static symbols (S1D12210D****)
< In standby mode >
1 5 static symbols
2 5 static symbols
3 5 static symbols
4 10 static symbols
Rev. 1.4
• Built-in CR oscillation circuit (C and R contained)
• Accepts external clock input
• High-speed MPU interface
Affords interface with both 68/80 system MPUs
Affords interface through 4 bits and 8 bits
• Affords serial interface
• Character font consists of 5 × 8 dots
• Duty ratio 1 1/26 (S1D12200D****)
2 1/18 (S1D12201D****,
S1D12202D****)
• Simplified command setting
• Built-in power circuit for driving liquid crystal
Power amplifier circuit, power regulation circuit and
voltage followers × 4
• Built-in electronic volume function
• Low power consumption
80 µA max.
(In normal operation, including
operating current of the power
supply).
20 µA max.
(In standby mode for displaying
static icon).
5 µA max.
(In sleeping mode when display
is turned off).
• Power supply
VDD - VSS
– 2.4 V ~ – 3.6 V
VDD - V5
– 4.0 V ~ – 6.0 V
• Temperature range for wide range operation
Ta = – 30 ~ 85°C
• CMOS process
• Shipping form
Chip (Al pad product) S1D12202D
A
Chip (Au bump product) S1D122
D
B
TCP
S1D122
T
• These chips are not designed for resistance to light or
resistance to rediation
EPSON
** *
** ** *
** ****
2–1
S1D12200
Series
S1D12200 Series
2–2
EPSON
A0
SEG driving circuit
COMSA
SEG1~60
SEGSA, B, C, D, E
SEGS1, 2, 4, 5
(S1D12200/12201/12202)
SEGSA, B, C, D, E,
F, G, H, I, J (S1D12210)
Static icon drive circuit
Timing generatinon circuit
V1
COM1~24
(S1D12200/12201)
COM1~16
(S1D12202/12210)
COMS1, 2
COM driving circuit
Refresh address counter
P/S
Input buffer
WR (E)
Cursor control
CG ROM
CG RAM
CS
Command
decoder
Address counter
RES
V2
Oscillator
IF
DD RAM
symbol
register
D7 (SI)
D6 (SCL)
D5
D4
D3
D2
D1
D0
LCD power circuit
V3
V4
V5
VOUT
VR
CAP2–
CAP2+
CAP1–
CAP1+
CK
VS1
S1D12200 Series
3. BLOCK DIAGRAM
MPU interface
Rev. 1.4
S1D12200 Series
4. CHIP SPECIFICATION
S1D12200D****/S1D12201D****/S1D12210D****
74
73
147
y
x
63
62
Top View
56
55
165
54
1
:DUMY PAD
:PAD
S1D122
**D****
↑
Digits prepared for CGROM pattern changes
Chip size:
7.70 × 2.77 mm
Pad pitch:
100 µm (Minimum)
Chip thickness (for reference): 625 ± 25 µm (S1D122
(S1D122
**DD**AB *))
** ** *
1) A1 pad specifications
Pad size on Y side:
Pad size on X side:
2) Au bump specifications
Bump size on Y side:
Bump size on X side:
Bump height (for reference)
<Fuse Pines>
1) Al pad. pad size
2) Au bump
Bump size
Rev. 1.4
135 µm × 75 µm
75 µm × 135 µm
129 µm × 69 µm
69 µm × 129 µm
22.5 µm ± 5.5 µm
86 µm × 75 µm
80 µm × 69 µm
EPSON
2–3
S1D12200
Series
146
S1D12200 Series
S1D12202D****
108
52
.........
51
...
109
...
y
41
...
x
Top View
40
34
125
...
1
.........
11
12
33
...
27
28
32
: PAD
S1D12202D
****
↑
Digits prepared for CGROM pattern changes
Chip size:
7.70 × 2.77 mm
Pad pitch:
124 µm (Minimum)
Chip thickness (for reference): 625 ± 50 µm (S1D12202D
1) A1 pad specifications
Pad size on Y side:
Pad size on X side:
<Fuse Pines>
1) Al pad. pad size
2–4
**A*)
90 µm × 96 µm
96 µm × 90 µm (PAD. No. 1 ~ 11, 28 ~ 32, 52 ~ 108)
175 µm × 135 µm (PAD. No. 12 ~ 27)
86 µm × 75 µm
EPSON
Rev. 1.4
S1D12200 Series
<S1D12200D****/S1D12201D****>
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
Name
NC
NC
NC
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
VDD
VDD
VSS
VSS
V5
V5
V4
V4
V3
V3
V2
V2
V1
V1
V0
V0
VR
VR
VOUT
VOUT
CAP2–
CAP2–
CAP2+
CAP2+
CAP1–
CAP1–
CAP1+
CAP1+
VSS
VSS
VDD
VDD
CK
VS1
P/S
I/F
RES
NC
NC
NC
COORDINATES
X
Y
–3700
–1204
–3600
–3500
–3252
–3132
–3012
–2892
–2772
–2652
–2532
–2412
–2292
–2172
–2052
–1836
–1736
–1556
–1456
–1276
–1176
–996
–896
–716
–616
–436
–336
–156
–56
124
224
404
504
684
784
964
1064
1244
1344
1524
1624
1804
1904
2084
2184
2364
2464
2693
2821
2949
3077
3205
3500
3600
3700
–1204
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
Name
VDD
(FSA)
(FSB)
(FSC)
(FS0)
(FS1)
(FS2)
(FS3)
VDD
COMSA
COMS1
COM1
COM2
COM3
COM4
COM5
COM6
COM7
COM8
NC
NC
NC
SEGS1
SEGS2
SEG1
SEG2
SEG3
SEG4
SEG5
SEG6
SEG7
SEG8
SEG9
SEG10
SEG11
SEG12
SEG13
SEG14
SEG15
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
COORDINATES
X
Y
3670
–910
3603
–796
–696
–596
–496
–396
–296
3603
–196
3670
–82
61
203
303
403
503
603
703
803
903
3670
1003
3700
1204
3600
3500
3319
3219
3119
3019
2919
2819
2719
2619
2519
2419
2319
2219
2119
2019
1919
1819
1719
1619
1519
1419
1319
1219
1119
1019
919
819
719
619
519
419
319
219
1204
(FS*)
: Being fuse adjusting pins, maintain them on floating state.
CK pins : Should be VDD when not being used.
Rev. 1.4
EPSON
2–5
S1D12200
Series
PAD
Unit: µm
S1D12200 Series
PAD
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
2–6
Name
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
SEG58
SEG59
SEG60
SEGS4
SEGS5
COM24
COM23
COM22
NC
NC
NC
COM21
COM20
COM19
COM18
COM17
COM16
COM15
COM14
COM13
COM12
COM11
COM10
COM9
COMS2
SEGSA
SEGSB
SEGSC
SEGSD
SEGSE
COORDINATES
X
Y
119
1204
19
–81
–181
–281
–381
–481
–581
–681
–781
–881
–981
–1081
–1181
–1281
–1381
–1481
–1581
–1681
–1781
–1881
–1981
–2081
–2181
–2281
–2381
–2481
–2581
–2681
–2781
–2881
–2981
–3081
–3181
–3281
–3500
–3600
–3700
1204
–3670
1000
900
800
700
600
500
400
300
200
100
0
–100
–200
–300
–433
–533
–633
–733
–3670
–833
EPSON
Rev. 1.4
S1D12200 Series
<S1D12202D****>
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
Name
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
VDD
VSS
V5
V4
V3
V2
V1
V0
VR
VOUT
CAP2–
CAP2+
CAP1–
CAP1+
VSS
VDD
CK
VS1
P/S
I/F
RES
VDD
(FSA)
(FSB)
(FSC)
(FS0)
(FS1)
(FS2)
(FS3)
VDD
COMSA
COMS1
COM1
COM2
COM3
COM4
COM5
COM6
COM7
COM8
SEG1
SEG2
SEG3
COORDINATES
X
Y
–3312
–1228
–3180
–3048
–2916
–2784
–2652
–2520
–2388
–2256
–2124
–1992
–1228
–1786
–1204
–1506
–1226
–946
–666
–386
–106
174
454
734
1014
1294
1574
1854
2134
2414
–1204
2692
–1228
2836
2980
3124
3268
–1228
3694
–919
3603
–796
–696
–596
–496
–396
–296
3603
–196
3694
–73
63
199
323
447
571
695
819
943
1067
3694
1191
3472
1228
3348
1228
3224
1228
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
Name
SEG4
SEG5
SEG6
SEG7
SEG8
SEG9
SEG10
SEG11
SEG12
SEG13
SEG14
SEG15
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
COORDINATES
X
Y
3100
1228
2976
2852
2728
2604
2480
2356
2232
2108
1984
1860
1736
1612
1488
1364
1240
1116
992
868
744
620
496
372
248
124
0
–124
–248
–372
–496
–620
–744
–868
–992
–1116
–1240
–1364
–1488
–1612
–1736
–1860
–1984
–2108
–2232
–2356
–2480
–2604
–2728
–2852
–2976
–3100
–3224
–3348
–3472
1228
(FS*)
: Being fuse adjusting pins, maintain them on floating state.
CK pins : Should be VDD when not being used.
Rev. 1.4
EPSON
2–7
S1D12200
Series
PAD
Unit: µm
S1D12200 Series
PAD
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
2–8
Name
SEG58
SEG59
SEG60
COM16
COM15
COM14
COM13
COM12
COM11
COM10
COM9
COMS2
SEGSA
SEGSB
SEGSC
SEGSD
SEGSE
COORDINATES
X
Y
–3694
1191
1067
943
819
695
571
447
323
119
75
–49
–173
–335
–459
–583
–707
–3694
–831
EPSON
Rev. 1.4
S1D12200 Series
<S1D12210D****>
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
Name
NC
NC
NC
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
VDD
VDD
VSS
VSS
V5
V5
V4
V4
V3
V3
V2
V2
V1
V1
V0
V0
VR
VR
VOUT
VOUT
CAP2–
CAP2–
CAP2+
CAP2+
CAP1–
CAP1–
CAP1+
CAP1+
VSS
VSS
VDD
VDD
CK
VS1
P/S
I/F
RES
NC
NC
NC
COORDINATES
X
Y
–3700
–1204
–3600
–3500
–3252
–3132
–3012
–2892
–2772
–2652
–2532
–2412
–2292
–2172
–2052
–1836
–1736
–1556
–1456
–1276
–1176
–996
–896
–716
–616
–436
–336
–156
–56
124
224
404
504
684
784
964
1064
1244
1344
1524
1624
1804
1904
2084
2184
2364
2464
2693
2821
2949
3077
3205
3500
3600
3700
–1204
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
Name
VDD
(FSA)
(FSB)
(FSC)
(FS0)
(FS1)
(FS2)
(FS3)
VDD
COMSA
COMS1
COM1
COM2
COM3
COM4
COM5
COM6
COM7
COM8
NC
NC
NC
SEGS1
SEGS2
SEG1
SEG2
SEG3
SEG4
SEG5
SEG6
SEG7
SEG8
SEG9
SEG10
SEG11
SEG12
SEG13
SEG14
SEG15
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
COORDINATES
X
Y
3670
–910
3603
–796
–696
–596
–496
–396
–296
3603
–196
3670
–82
61
203
303
403
503
603
703
803
903
3670
1003
3700
1204
3600
3500
3319
3219
3119
3019
2919
2819
2719
2619
2519
2419
2319
2219
2119
2019
1919
1819
1719
1619
1519
1419
1319
1219
1119
1019
919
819
719
619
519
419
319
219
1204
(FS*)
: This is a fuse adjusting terminal. Set it to floating state.
CK pins : Set it to VDD when not used.
Rev. 1.4
EPSON
2–9
S1D12200
Series
PAD
Unit: µm
S1D12200 Series
PAD
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
2–10
Name
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
SEG58
SEG59
SEG60
SEGS4
SEGS5
NC
NC
NC
NC
NC
NC
COM16
COM15
COM14
COM13
COM12
COM11
COM10
COM9
COMS2
SEGSA
SEGSB
SEGSC
SEGSD
SEGSE
SEGSF
SEGSG
SEGSH
SEGSI
SEGSJ
COORDINATES
X
Y
119
1204
19
–81
–181
–281
–381
–481
–581
–681
–781
–881
–981
–1081
–1181
–1281
–1381
–1481
–1581
–1681
–1781
–1881
–1981
–2081
–2181
–2281
–2381
–2481
–2581
–2681
–2781
–2881
–2981
–3081
–3181
–3281
–3500
–3600
–3700
1204
–3670
1000
900
800
700
600
500
400
300
200
67
–33
–133
–233
–333
–433
–533
–633
–733
–3670
–833
EPSON
Rev. 1.4
S1D12200 Series
5. PIN DESCRIPTION
Pin name
VDD
VSS
V0, V1
V2, V3
V4, V5
VS1
I/O
Description
No. of Pins
Power supply Connected to logic supply. Common with MPU power terminal VCC.
1
Power supply 0V power terminal connected to system ground.
1
Power supply Multi-level power supply for liquid crystal drive.
6
The voltage determined in the liquid crystal cell is resistancedivided or impedance-converted by operational amplifier, and the
resultant voltage is applied.
The potential is determined on the basis of VDD and the following
equation must be respected.
VDD = V0 ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5
VDD ≥ VSS ≥ V5 ≥ VOUT
When the built-in power supply is ON, the following voltages are
given to pins V1 to V4 by built-in power circuit:
V1 = 1/5 V5
(1/4 V5)
V2 = 2/5 V5
(2/4 V5)
V3 = 3/5 V5
(3/4 V5)
V4 = 4/5 V5
(4/4 V5) voltage ratings in ( ) are for optinal choices.
O
Power supply voltage output pin for oscillating circuit, and DC/DC
1
source. Don’t connect this pin to an external load.
LCD Power Circuit Pins
Pin name
CAP1+
I/O
O
CAP1–
O
CAP2+
O
CAP2–
O
VOUT
O
VR
I
Rev. 1.4
Description
Capacitor positive side connecting pin for boosting.
This pin connects the capacitor with pin CAP1–.
Capacitor negative side connecting pin for boosting.
This pin connects a capacitor with pin CAP+.
Capacitor positive side connecting pin for boosting.
This pin connects a capacitor with pin CAP2–.
Capacitor negative side connecting pin for boosting.
This pin connects a capacitor with pin CAP2+.
Output pin for boosting. This pin connects a smoothing capacitor
with VDD pin.
Voltage regulating pin. This pin gives a voltage between VDD and
V5 by resistance-division of voltage.
EPSON
No. of Pins
1
1
1
1
1
1
2–11
S1D12200
Series
Power Supply Pins
S1D12200 Series
Pins for System Bus Connection
Pin name
D7 (SI)
D6 (SCL)
D5 ~ D0
I/O
I
Description
No. of Pins
8-bit input data bus. These pins are connected to a 8-bit or 16-bit
8
standard MPU data bus.
When P/S = LOW, the D7 and D6 pins are operated as a serial data
input and a serial clock input respectively.
P/S RES I/F D7 D6 D5 D4
D3-D0
CS A0 WR
LOW —
—
SI SCL —
—
OPEN
CS A0 —
HIGH HIGH HIGH D7 D6 D5 D4
D3-D0
CS A0
E
HIGH LOW HIGH D7 D6 D5 D4
D3-D0
CS A0 WR
HIGH LOW LOW D7 D6 D5 D4
OPEN
CS A0 WR
RES: Indicates the active potential.
OPEN:Though “OPEN” is available, fixing the potential is
recommended for noise-withstnading characteristical reason.
—:
Indicates that it can be set at either HIGH or LOW, but fixing
the potential is required.
A0
I
RES
I
CS
I
WR
I
(E)
P/S
I
Usually, this pin connects the least significant bit of the MPU address
bus and identifies a data command.
0 : Indicates that D0 to D7 are a command.
1 : Indicates that D0 to D7 are display data.
In case of a 68 series MPU, initialization can be performed by
changing RES
. In case of an 80 series MPU,
initialization can be performed by changing
.
A reset operation is performed by edge sensing of the RES signal.
An interface type for the 68/80 series MPU is selected by input level
after initialization.
LOW : 68 series MPU interface
HIGH : 80 series MPU interface
Chip select signal. Usually, this pin inputs the signal obtained by
decoding an address bus signal. At the LOW level, this pin is
enabled.
<When connecting an 80 series MPU>
Active LOW. This pin connects the WR signal of the 80 series
MPU. The signal on the data bus is fetched at the rise of the WR
signal.
<When connecting a 68 series MPU>
Active HIGH. This pin becomes an enable clock input of the 68
series MPU.
This pin switches between serial data input and parallel data input.
P/S
HIGH
LOW
IF
I
CK
I
2–12
Chip Select Data/Command
CS
A0
CS
A0
Data
D0 to D7
SI
1
1
1
1
Serial Clock
–
SCL
Interface data length select pin for parallel data input.
HIGH: 8-bit parallel input
LOW: 4-bit parallel input
When P/S = LOW, connect this pin to VDD or VSS.
External input terminal
It must be fixed to HIGH when the internal oscillation circuit is used.
EPSON
1
1
1
Rev. 1.4
S1D12200 Series
Liquid Crystal Drive Circuit Signals
Pin name
COM1 to
COM24
COMS1,
CMOS2
SEG1 to
SEG60
SEGS1, 2
4, 5
I/O
Description
No. of Pins
O
Common signal output pin (for characters)
24
O
Common signal output pin (except for characters)
CMOS1, CMOS2: Common output for symbol display
2
O
Segment signal output pin (for characters)
60
O
Segment signal output pin (except for characters)
SEGS1, SEGS2: Segment output for signal output
4
Dynamic drive terminal (S1D12202D
Pin name
COM1 to
COM16
COMS1,
CMOS2
SEG1 to
SEG60
****/S1D12201D****/S1D12210D****)
****)
I/O
Description
No. of Pins
O
Common signal output pin (for characters)
16
O
Common signal output pin (except for characters)
CMOS1, CMOS2: Common output for symbol display
2
O
Segment signal output pin (for characters)
60
Static drive terminal
Pin name
I/O
Description
No. of Pins
COMSA
O
Common signal output pin (for icon)
1
SEGSA, B
Segment signal output pin (for icon)
5 to
C, D, E
O
SEGSF, G, H, I, J (only S1D12210
)
10
F, G, H, I, J
Note: For the electrode of liquid crystal display panel to be connected to the static drive terminal, we recommend
you to use a pattern in which it is separated from the electrode connected to the dynamic drive terminal.
When this pattern is too close to the other electrode, both the liquid crystal display and electrode will be
deteriorated.
****
Rev. 1.4
EPSON
2–13
S1D12200
Series
Dynamic drive terminal (S1D12200D
S1D12200 Series
6. FUNCTIONAL DESCRIPTION
MPU Interface
Selection of interface type
In the S1D12200 Series, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting
HIGH or LOW as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.
Table 1
P/S
HIGH
LOW
Type
Parallel Input
Serial Input
CS
CS
CS
A0
A0
A0
WR
WR
HIGH, LOW
SI
—
SI
SCL
—
SCL
D0 to D7
D0 to D7
—
Parallel Input
In the S1D12200 Series, when parallel input is selected (P/S = HIGH), it can be directly connected to the 80 series MPU
bus or 68 series MPU bus, as shown in Table 2, if either HIGH or LOW is selected as RES pin polarity after a reset input,
because the RES pin has an MPU select function.
Selection between 8 bits and 4 bits is performed by command.
Table 2
RES input polarity
↓ active
active
Type
68 series
80 series
A0
A0
A0
WR
E
WR
CS
CS
CS
D0 to D7
D0 to D7
D0 toD7
↓
Interface with 4-bit MPU interface
When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.
CS
WR
D7 to D4
Upper (D7 to D4)
Lower (D3 to D0)
Note: When performing writing in succession, reverse a time exceeding the system cycle time (tcyc) and then
perform writing.
Serial interface (P/S = LOW)
The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled
in the ship selected status (CS = LOW).
When no chip is selected, the shift register and counter are reset to the initial status.
Serial data is input in the order of D7, D6 .... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL).
At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed.
The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = HIGH,
it is regarded as display data. When A0 = LOW, it is regarded as a command.
The A0 input is read in and identified at the rise of the 8 x n-th clock of Serial Clock (SCL) after chip selection.
Fig. 1 shows a timing chart of the serial interface.
Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length.
We recommend the user to perform an operation check with a real machine.
We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.
2–14
EPSON
Rev. 1.4
S1D12200 Series
CS
SCL
D7
1
D6
2
D5
3
D4
4
D3
5
D2
6
D1
7
D0
8
D7
S1D12200
Series
SI
9
A0
Fig. 1
Identification of data bus signals
The S1D12200 series identifies data bus signals, as shown in Table 3, by combinations of A0 and WR (E).
Table 3
Common
A0
1
0
68 series
E
1
1
80 series
WR
0
0
Function
Writing to RAM and symbol register
Writing to internal register (command)
Chip select
The S1D12200 series has a chip select pin (CS). Only when CS = LOW, MPU interfacing is enabled.
In any status other than Chip Select, D0 to D7 and A0, WR, SI and SCL inputs are invalidated. When a serial input interface
is selected, the shift register and counter are reset.
However, the Reset signal is input regardless of the CS status.
Power Circuit
This is a low-power-consumption power circuit that generates a voltage required for liquid crystal drive.
The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.
The power circuit incorporated in the S1D12200 Series is set for a small-scale liquid crystal panel, so that its display quality
may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity.
In this case, an external power supply must be used.
A power circuit function can be selected by power control command. With this, an external power supply and a part of
the internal power supply can be used together.
Note 1
Note 2
Note 3
Booster
circuit
●
×
×
×
Voltage regulating circuit
●
●
×
×
Voltage
follower
●
●
●
×
External
Booster
voltage input
system pin
—
Per specification
VOUT
OPEN
V5 = VOUT
OPEN
V1, V2, V3, V4, V5
OPEN
Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open
and give a liquid crystal drive voltage to the VOUT pin from the outside.
Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins
open, connect between the V5 pin and VOUT pin, and give a liquid crystal drive voltage from the outside.
Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V1, V2, V3, V4 and
V5 from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and VOUT pins open.
Rev. 1.4
EPSON
2–15
S1D12200 Series
Voltage Tripler Circuit
If capacitors are connected between CAP+1 – CAP–1
and CAP2+,CAP2– and VSS VOUT, VDD– VSS potential
is negatively tripled and generated at VOUT terminal.
When the voltage is boosted double, open CAP2+ and
connect CAP2– to VOUT terminal.
At this time, the oscillating circuit must be operating
since the amplifying circuit utilize the signal from the
oscillation output.
VDD=0V
VDD=0V
VS1 = -2V
VS1 = -2V
VOUT=VS1=-4V
VOUT=3VS1 = -6V
Potential relationship of amplified voltage
Voltage regulating circuit
Amplified voltage generated at VOUT outputs liquid crystal drive voltage V5 through the voltage regulation circuit.V5
voltage can be obtained from the expression 1 below by adjusting the resistors Ra and Rb within the range of
V5<VOUT.calculated by the following formula:
V0
V5 = (1 + Rb) • VREG ..............................
Ra
VDD
1
VREG
R1
Where, VREG is the constant power supply within IC.
VREG is maintained constantly at VREG •=• 2.0V.
Voltage regulation of V5 output is done by connecting to
a variable register between VR, VDD and V 5. It is
recommended to combine fixed registers R1 and R3 with
variable resistor R2 for fine adjustment of V5 voltage.
[Sample setting on R1, R2 and R3]
• R1 + R2 + R3 = 1.2 M ohm (decided from the current
value I05 passed between VDD – V5. Where, I05≤5 µA
is supposed).
• Variable voltage range provided by R2 is from –4V to
–6V (to be decided considering charecteristics of the
liquid crystal).
• Since VREG = 2.0V, if the electronic volume register is
set at (0, 0, 0, 0, 0), followings are derived from above
conditions and expression 1 :
2–16
+
Ra
V5
VR
-
R2
R3
Rb
R1 = 400KΩ
R2 = 200KΩ
R3 = 600KΩ
The voltage regulation circuit outputs VREG with the
temperature gradient of approximately –0.04%/°C.
Since VR terminal has high input impedance, anti-noise
measures must be considered including use of shortened
wiring distance and shield wire.
EPSON
Rev. 1.4
S1D12200 Series
When using the electronic volume function, you need to
turn the voltage regulation circuit on using the supply
control command.
The electronic volume function allows to control the
liquid crystal drive voltage V5 with the commands and
thus to adjust density of the liquid crystal display.
Liquid crystal drive voltage V5 can have one of 32
voltage values if 5-bit data is set to the electronic volume
register.
[Sample constants setting when electronic volume function is used]
V5 = (1 + Rb ) • VEV ...............................
Ra
Where VEV = VREG – x
V0
2
VDD
n α
x = nα (n = 0.1 – 31)
....
Ra
VREG
α = VREG / 150
α
VEV
0
+
VR
V5
Rb
No.
0
1
2
3
•
•
30
31
Electronic volume register
(0, 0, 0, 0, 0)
(0, 0, 0, 0, 1)
(0, 0, 0, 1, 0)
(0, 0, 0, 1, 1)
•
•
(1, 1, 1, 1, 0)
(1, 1, 1, 1, 1)
x
0
1α
2α
3α
•
•
30α
31α
V5
Large
•
•
•
•
•
•
Small
When the electronic volume function is not used, select (0, 0, 0, 0, 0) for the electronic volume register.
Rev. 1.4
EPSON
2–17
S1D12200
Series
● Voltage Regulation Circuit Using Electronic Volume
Function
S1D12200 Series
Liquid crystal voltage generating circuit
V5 potential is resistive divided within IC to produce V1,
V2, V3 and V4 potentials required for driving the liquid
crystal. V1, V2, V3 and V4 potentials are then subject to
impedance conversion and provided to the liquid crystal
drive circuit.
The liquid crystal drive voltage is fixed to 1/5 (1/4) bias.
The liquid crystal power terminals V1 – V5 must be
externally connected with the voltage regulating capacitor
C2.
When a built-in supply is used
When voltage is doubled
When voltage is tripled
S1D12200D
VSS
C1
S1D12200D
****
VSS
CAP1+
CAP1–
C1
CAP2–
VOUT
C1
C1
R3
R1
VDD, V0
VDD, V0
V1
V2
V3
V4
V5
VS1
Reference setting values: C1: 0.1 - 4.7 µF
C2: 0.1 µF
2–18
CAP2+
CAP2–
VOUT
V5
VR
R2
R1
C2
C2
C2
C2
C2
C2
CAP1+
CAP1–
R3
V5
VR
R2
C1
****
C2
C2
C2
C2
C2
C1
V1
V2
V3
V4
V5
VS1
We recommend the user to set the optimum values to capacitors C1
and C2 according to the panel size watching the liquid crystal display
and drive waveforms.
EPSON
Rev. 1.4
S1D12200 Series
Example 3: When using the built-in power source
(VC, VF, P) = (0, 1, 0)
S1D12200D
VSS
S1D12200D
****
VSS
CAP1+
CAP1CAP2+
CAP2-
CAP1+
CAP1CAP2+
CAP2VOUT
VOUT
External
power
source
R3
V5
VR
External
power R2
source
****
S1D12200
Series
Example 2: When using the built-in power source
(VC, VF, P) = (1, 1, 0)
V5
VR
R1
VDD, V0
C2
C2
C2
C2
C2
C2
VDD, V0
C2
C2
C2
C2
C2
C2
V1
V2
V3
V4
V5
VS1
V1
V2
V3
V4
V5
VS1
Reference setting values: C1: 0.47 - 4.7 µF We suggest you to determine the most appropriate capacitance values,
C2: 0.1 - 4.7 µF fitting to the panel size, for respective capacitors C1 and C2 in consideration
of the liquid crystal display and drive waveforms.
When a built-in supply is used
S1D12200D
****
VSS
CAP1+
CAP1–
VOUT
V5
VR
VDD, VDD
External
power
supply
Rev. 1.4
V1
V2
V3
V4
V5
EPSON
2–19
S1D12200 Series
Low Power Consumption Mode
S1D12200 Series is provided with standby mode and
sleep mode for saving power consumption during standby
period.
Reset Circuit
● Standby Mode
Switching between on and off of the standby mode is
done using the power save command.
In the standby mode, only static icon is displayed.
1. Liquid crystal display output
COM1 ~ COM24, COMS1, COMS2 : VDD level
SEG1 ~ SEG60, SEGS1, 2, 4, 5
: VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Can be
turned on by static drives.
Use the static icon RAM for controlling the static
icon display done with SEGSA, B, C, D, E, COMSA.
2. DD RAM, CG RAM and symbol register
Written information is saved as it is irrespective of on
or off of the stand-by mode.
3. Operation mode is retained the same as it was prior
to execution of the standby mode.
The internal circuit for the dynamic display output is
stopped.
4. Oscillating circuit
The oscillation circuit for the static display must be
remained on.
● Initial State
1. Display on/off control
C=0
: Cursor off
B=0
: Blink off
D=0
: Display off
2. Power save
O=0
: Oscillation off
PS = 0
: Power save off
3. Supply control
VC = 0
: Voltage regulation circuit off
VF = 0
: Voltage follower off
P=0
: Amplifying circuit off
4. System setting
N2, N1 = 0 : 2 lines
S=0
: Left-hand shift
CG = 0
: “CGRAM” blank
5. Electronic volume control
Address : 28H
Data
: (0, 0, 0, 0, 0)
6. Static icon
Address : 20H
Data
: (0, 0, 0, 0, 0)
Address : 21H
Data
: (0, 0, 0, 0, 0)
Address : 22H
Data
: (0, 0, 0, 0, 0)
Address : 23H
Data
: (0, 0, 0, 0, 0)
As explained in the Section “MPU interface”, the RES
terminal connects to the reset terminal of the MPU and
initialization is being effected together with the MPU.
However, when the bus, port, etc. of the MPU maintains
high-impedance for a certain duration of time after
resetting, make the resetting input to the S1D12200
Series after the inputs to the S1D12200 Series have
become definite.
As the resetting signal, like explained in the Section “DC
characteristics”, active level pulses of minimum 10us or
more should be used. Normal operation status can be
obtained after 1us from the edge of the RES signal.
By making the RES terminal active, respective registers
can be cleared and the aforesaid setting state can be
obtained.
If initialization is not effected by the RES terminal when
the supply voltage is applied, it may go into a state where
cancellation is unworkable.
In case the built-in liquid crystal power circuit will not be
used, it becomes necessary that the RES input be active
when the external liquid crystal power is being applied.
● Sleep Mode
To enter the sleep mode, turning off the power circuit and
oscillation circuit using the commands, and then execute
power save command. This mode helps to save power
consumption by reducing current to almost resting current level.
1. Liquid crystal display output
COM1 ~ COM24, COMS1, COMS2 : VDD level
SEG1 ~ SEG60, SEGS1, 2, 4, 5
: VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Clear all
the data of the static icon registers to “0”.
2. DD RAM, CG RAM and symbol register
Written information is saved at it is irrespective of on
or off the sleep mode.
3. Operation mode mode is retained the same at it was
prior to execution of the sleep mode.
All internal circuits are stopped.
4. Power circuit and oscillation circuit
Turn off the built-in supply circuit and oscillation
circuit using the power save command and supply
control command.
2–20
Upon activation of the RES input, this LSI will be
initialized.
EPSON
Rev. 1.4
S1D12200 Series
Table 4 lists the commands. S1D12200 Series identifies
the data bus signal using different combinations of A0
and WR (E). High speed command interpretation and
execution are possible since only the internal timing is
used.
C
0
0
1
1
B
0
1
0
1
• Command Overview
Command type
Command name
Display control
Cusor Home
instruction
Display ON/OFF Control
Power control
Power Save
Power Control
System set
System set
Address control Address Set
instruction
Data input
Data Write
instruction
A0 WR
0
0
0
0
0
0
0
0
0
0
0
0
1
(C, B)
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 0 0 1 * * * *
∗ : Don't Care
(2) Display ON/OFF Control
This command performs on or off of display and
cursor setting.
Note: Symbols driven by COMSA and SEGSA – E
must be controlled through the static icon
RAM.
B
=0
1
: Cursor blink off
: Cursor blink on
Therefore, whenever moving the cursor, change
the address counter value using the RAM address
set command or the auto increment done by writing
the RAM data.
ISelective flashing symbol display is possible by
selecting (C, B) = (1, 0) and thus locating the
address counter to the position of the symbol register
through selecting (since the symbol is corresponding
to the character at each 5 dots).
(3)
=0
1
O
=0
1
(4)
: Display of cursor
: Does not display
Following table shows relationship between B and
C registers and the cursor.
Rev. 1.4
Power Save
This command is used to controlling the oscillation
circuit and setting or resetting the sleep mode.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 1 0 0 * * O PS
∗ : Don't Care
PS
= 0 : Power save off (reset)
1 : Power save on (set)
Blink displays characters in black and white,
alternately. The alternating display will be repeated
with approx. 1 second interval.
C
(1, 1)
The cursor position indicates the position of address
counter.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 0 1 1 C B * D
: Display off
: Display on
(1, 0)
f Blink
• Description of Commands
(1) Cursor Home
This command presets the address counter to 30H
and moves the cursor, when it is present, to the first
digit of the first line.
=0
1
(0, 0)
0
Instruction execution duration of dependents on the
internal process time of S1D12200 Series, therefore it is
neces-sary to provide a duration larger than the system
cycle time (tCYC) between execution of two successive
in-struction.
D
Cursor display
Non-display
Non-display
Underbar cursor
Alternate display of display
characters in black and white.
The cursor position indicates the
position of address
EPSON
: Oscillating circuit off (stop of
oscillation)
: Oscillating circuit on (oscilla
tion)
Supply Control
This command is used for controlling operation of
the built-in power circuit.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 1 0 1 0 VC VF P
P
= 0 : Amplifying circuit off
1 : Amplifying circuit on
Note: The oscillation circuit must be turned on
for the amplitying circuit to be active.
2–21
S1D12200
Series
7. COMMAND
S1D12200 Series
(5)
VF
=0
1
: Voltage follower off
: Voltage follower on
VC
=0
1
: Voltage regulation circuit off
: Voltage regulation circuit on
(6)
RAM Address Set
This command sets addresses to write data into the
DD RAM, CG RAM and symbol register in the
address counter.
When the cursor is displayed, the cursor is displayed at the display position corresponding to the
DD RAM address set by this command.
System Set
This command is used for selecting display line,
common shift direction and use/non-use of CR
RAM.
When power on or resetting is done, execute this
command first.
1
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 1 1 0 N1 N2 S CG
∗ : Don't Care
N2, N1
N2, N1
= 0, 0 : 2lines
= 0, 1 : 3lines
S
=0
=1
: COM left shift
: COM right shift
CG
=0
1
: Use CG RAM
: Does not use RAM
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
1
ADDRESS
2
The settable address length is ADDRESS = 00H to
7FH.
Before writing data into the RAM, set the data
write address by this command. Next, when data is
written in succession, the address is automatically
incremented.
RAM Map
0
00H
10H
20H
30H
40H
50H
60H
70H
1
SI
2
3
4
5
6
7
8
9
A
B
C D
E
F
C G R A M (0 0 H)
C G R A M (0 1 H)
C G R A M (0 2 H)
C G R A M (0 3 H)
unused
EV Test
unused
For signals
DDRAM line 1
Unused
DDRAM line 2
"
DDRAM line 3
"
Symbol register
"
Symbol register
"
:Unused
–
:Output from SEGS1 to SEGS2, SEGS4, SEGS5
For signals
For symbol register :Output from COMS1 to COMS2.
SI
EV
Test
2–22
:Static icon register
:Electronic volume register
:Test register (Do not use)
EPSON
Rev. 1.4
S1D12200 Series
(7)
Data Write
RAM Address Set
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
1 0
DATA
2
This command writes data the DD RAM, CG RAM
or symbol register.
This command automatically increases the address
counter by +1, thus enabling continuous writing of
data.
<Example of Data Writing>
Following figures illustrates an example of continuous writing of one line data to DD RAM.
Rev. 1.4
EPSON
Data Writing
S1D12200
Series
1
Note: When executing
NO
instructions in
One Line Completed?
succession, reserve a
time exceeding tCYC
and execute the next
YES
instruction.
2–23
S1D12200 Series
Table 4 S1D12200 Series Command List
Command
(1) Cursor Home
Code
Function
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0
0
0
0
0
1
*
*
*
*
Moves the cursor to the home position.
(2) Display ON/OFF 0
Control
0
0
0
1
1 C B
*
D
Sets cursor ON/OFF (C), cursor blink ON//OFF
(B), and display ON/OFF (D).
C = 1 (cursor ON) 0 (cursor OFF), B = 1 (blink
ON) 0 (blink OFF), D = 1 (display ON)
D = 0 (display OFF)
(3) Power Save
0
0
0
1
0
0
*
0 PS Sets power save ON/OFF (PS) and oscillating
circuit ON/OFF (0).
PS = 1 (power save ON) 0 (power save OFF),
0 = 1 (oscillating circuit ON) 0 (oscillating circuit
OFF)
(4) Power Control
0
0
0
1
0
1
0 VC VF P
(5) System Set
0
0
0
1
1
0 N2 N1 S CG Sets the use or non-use of CG RAM and shifting
direction of display line (N1, N2) and COM
CG = 1 (use of CG RAM), 0 = (Does not use
CG RAM),
M2, N1 = 0, 0 (2 lines) 0, 1 (3 lines).
*
Sets voltage regulating circuit ON/OFF and
boosting circuit ON/OFF (P).
VC = 1 (voltage regulating circuit ON) 0 (voltage
regulating circuit OFF) VF = 1 (voltage follower
ON) 0 (voltage follower OFF), P = 1 (boosting
circuit ON) 0 (boosting circuit OFF)
S = 0 (left shift), 1 (right shift).
(6) RAM Address
Set
0
0
1
ADDRESS
Sets the DD RAM, CG RAM or symbol register
address.
(7) RAM Write
1
0
DATA
Writes data into the DD RAM, CG RAM or
symbol register address.
(8) NOP
0
0
0
0
0
0
0
0
0
0
Non-operation command
(9) Test Mode
0
0
0
0
0
0
*
*
*
*
Command for IC chip test. Don’t use this command.
8. CHARACTER GENERATOR
Character Generator ROM (CG ROM)
Character Generator ROM (CG ROM)
S1D12200 Series cntains the character generator ROM
(CG ROM) consisted of up to 256 types of characters.
Character size is 5 × 8 dots.
Tables 5 though 7 show the S1D12200D
character
code.
****
2–24
Concerning the 4 characters from 00H through 03H, the
system command selects on which of CG ROM and CG
RAM they are to be used.
S1D12200 Series CG ROM is mask ROM and compatible
with customized ROM. Contact us for its use in your
system.
Product name of modified CG ROM is defined as below:
(Example) S1D12200D00B
↑
Digit for CG ROM
pattern change
EPSON
*
Rev. 1.4
S1D12200 Series
S1D12200D10**
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
S1D12200
Series
0
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
Rev. 1.4
EPSON
2–25
S1D12200 Series
S1D12200D11**
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
2–26
EPSON
Rev. 1.4
S1D12200 Series
S1D12200D16**
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
S1D12200
Series
0
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
Rev. 1.4
EPSON
2–27
S1D12200 Series
Character Generator RAM (CG ROM)
CGRAM contained in S1D12200 Series enables user programming of character patterns for display signals with higher
degrees of freedom.
When using CGRAM, select it using the system command.
Capacity of CGRAM is 160 bits and accepts registration of any 4 5 × 8 dots patterns.
Following shows relationship between the CGRAM characters, CGRAM addresses and character code.
Character code
CGRAM data (character pattern) Character display
RAM address
D7
00H
00H to 07H
0
02H
10H to 17H
1
2
01H
08H to 0FH
03H
18H to 1FH
3
4
5
6
7
8
9
A
B
C
D
E
F
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
Unused
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
0
1
1
1
D0 SEG
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
1
0
0
0
1
0
0
1
0
1
1
1
0
0
1
0
0
0
1
1
1
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
Signal display
SEGS
1 2
4 5
Character data
1: Display
0: Non-display
It is possible to set a 5 × 8 character size in this system. In this case, use the *7H/*FH RAM. Note that the *7H/*FH data
is inverted when a under-bar cursor is used.
2–28
EPSON
Rev. 1.4
S1D12200 Series
Symbol Register
S1D12200 Series contains the symbol register which enable individual symbol setting for displaying on the screen.
Capacity of the symbol register is 120 bits and is capable of displaying up to 120 symbols.
13
1
12
1 2 3 4 5
56 · · · 60
61 · · · 65
116 · · · 120
S1D12200
Series
Following shows relationship between the symbol register display patterns, RAM addresses and written data.
13
COMS1
COMS2
SEG1 2
SEG1 2 3 4 5
SEG56
D7
0
1
D0
*
*
*
*
*
*
1
6
*
*
*
*
*
*
*
*
*
56 57 58
59 60
61 62 63
64 65
66 67 68
69 70
0
1
2
7
3
8
4
9
5
10
··
··
B
70H~7BH
SEGS4 5
Symbol Bits
RAM address
60H~6BH
60
··
··
B
* * * 116 117 118 119 120
Note: When the symbol is 1.5 times or more than the character, it is recommended to drive it using both COMS1
and COMS2.
Rev. 1.4
EPSON
2–29
S1D12200 Series
12201/12202) or 20 bit (S1D12210) and is capable of
displaying up to 5 icons (S1D12200/12201/12202) or 10
icons (S1D12210).
Following shows relationship between the static icons
functions, static icon RAM addresses and written data.
Static Icon Ram
S1D12200 Series contains the static icon RAM for
displaying the static icons in addition to the dynamic
icons.
Capacity of static icon RAM is 10 bits (S1D12200/
< SEGSA, B, C, D, E >
Function
Static icon data
RAM address
Display
D7
D0 S E G S A B C D E
Display
On/Off
20H
*
*
*
0
0
1
1
1
Blink
On/Off
21H
*
*
*
1
0
0
0
1
f BLINK
< SEGSF, G, H, I, J >
Function
Static icon data
RAM address
Display
D7
D0 S E G S F G H I J
Display
On/Off
22H
*
*
*
0
0
1
1
1
Blink
On/Off
23H
*
*
*
1
0
0
0
1
f BLINK
*: Blank
1: Display or blink on
0: Display or blink off
fBLINK: 1–2 Hz
Electronic Volume RAM (register)
liquid crystal drive voltage V5 by writting 5-bit data to
the electronic volume RAM.
Following shows relationship between RAM addresses
set by the electronic volume and written data.
S1D12200 Series contains the electronic volume function
for controlling the liquid crystal drive voltage V5 and
density of liquid crystal display. The electronic volume
function enables to select one of 32 voltage status of the
Function
Electronic volume data
RAM address
D7
Electronic
volume data
28H
D0
Condition
*
*
0
0
0
0
0
0
VREG–0
*
*
*
*
*
*
0
0
0
0
0
0
0
0
1
0
1
2
VREG–α
VREG–2α
*
*
*
*
*
*
*
*
*
*
*
*
1
1
1
1
1
1
0
1
1
1
0
1
*
*
1
1
1
·· ··
*
·· ··
29H
VEV
29
30
31
VREG–29α
VREG–30α
VREG–31α
For testing
*
: Blank
Note : Do not use the address “29H”. It is for testing
α = VREG/150
2–30
EPSON
Rev. 1.4
S1D12200 Series
Item
Symbol
Standard value
Unit
Power supply voltage (1)
VSS
–6.0 to +0.3
V
Power supply voltage (2)
V5, Vout
–7.0 to +0.3
V
Power supply voltage (3)
V1, V2, V3, V4
V5 to +0.3
V
Input voltage
VIN
VSS–0.3 to +0.3
V
Output voltage
VO
VSS–0.3 to +0.3
V
Operating temperature
Topr
–30 to +85
°C
–55 to +100
°C
Storage temperature
TCP
Bare chip
Tstr
(VCC) VDD
–65 to +125
S1D12200
Series
9. ABSOLUTE MAXIMUM RATINGS
VDD
(GND) VSS
V5
Notes: 1. All the voltage values are based on VDD = 0 V.
2. For voltages of V1, V2, V3 and V4, keep the condition of VDD ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5 and VDD ≥ VSS
≥ V5 ≥ VOUT at all times.
3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction.
In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the
LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the
reliability of the LSI.
Rev. 1.4
EPSON
2–31
S1D12200 Series
10. DC CHARACTERISTICS
VDD = 0 V, VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified.
Item
Power
Operatable
supply
Data retain
voltage (1) voltage
Power
Operatable
supply
Operatable
voltage (2) Operatable
HIGH-level input voltage
LOW-level input voltage
Input leakage current
LC driver ON resistance
Symbol
VSS
Static current consumption
Dynamic current
IDD
consumption
IDDQ
Display state V5 = –6 V without load
Standby state Oscillation ON, Power
OFF, VSS = –3V
without load
Sleep state
Oscillation OFF, Power
OFF, VSS = –3.0V
Access state fcyc=200KHz,
VSS = –3.0V
CIN
Ta=25°C f=1MHz
Input pin capacity
Frame frequency
External clock frequency
Reset time
Reset pulse width
Reset start time
V5
V1, V2
V3, V4
VIHC
VILC
ILI
RON
fFR
fck
fck
Condition
min
–3.6
–3.6
typ
–3.0
max
–2.4
–2.0
Unit
V
Applicable pin
VSS
*1
–4.0
VDD
0.4×V5
VDD
0.8×VSS
1.0
40
V
V
V
V
V
µA
KΩ
5.0
80
20
µA
µA
µA
V5 *2
V1, V2
V3, V4
*3
*3
*3
COM,SEG
*4
VDD
VDD *5
VDD
5
µA
VDD
500
µA
VDD *6
5.0
8.0
pF
*3
100
23.4
33.8
130
Hz
KHz
KHz
–7.0
0.6×V5
V5
0.2×VSS
VSS
–1.0
VIN = VDD or VSS
Ta=25°C
V5=–7.0V
∆V=0.1V
20
Ta=25°C VSS=–3.0V
Display of 2 lines
Display of 3 lines
0.1
70
tR
tRW
tRES
1.0
10
50
VS1
VOUT
–2.3
–6.9
*10
*10 *11
*10 *11
µs
µs
ns
*7
*8
*8
–1.9
–5.7
V
V
*9
VOUT
–4.0
V
–1.94
V
Built-in power supply
Dynamic system
Input voltage
Amplified voltage
output voltage
Voltage follower
operating voltage
Reference voltage
When voltage is tripled
V5
VREG
–2.1
–6.3
–7.0
Ta = 25°C
–2.06
*1: A wide operating voltage range is guaranteed but an
abrupt voltage variation in the access status of the
MPU is not guaranteed.
*2: When the voltage is Tripled, care must be paid to
supply the voltage VSS so that operating voltage of
VOUT and V5 may not be exceeded.
–2.0
*4: This is a resistance value when a voltage of 0.1 V is
applied between output pin SEGn, SEGSn, COMn or
COMSn, and each power pin (V1, V2, V3 or V4). It
is specified in the range of operating voltage (2).
RON = 0.1 V / ∆I
(∆I: Current flowing when 0.1 V is
applied between the power and output)
*3: D0 ~ D5, D6 (SCL), D7 (SI), A0, RES, CS WR (E),
P/S, IF
2–32
EPSON
Rev. 1.4
S1D12200 Series
*6: Current consumption when data is always written by
fcyc.
The current consumption in the access state is almost
proportional to the access frequency (fcyc).
When no access is made, only IDD (I) occurs.
*7:
tR (reset time) indicates the internal circuit reset
completion time from the edge of the RES signal.
Accordingly, the S1D12200 usually enters the operating state after tR.
*8: Specifies the minimum pulse width of the RES
signal. It is reset when a signal having the pulse
width greater than tRW is entered.
*10: The fOSC frequency of the oscillator circuit for
internal circuit drive may differ from the fBST boosting clock on some models. The following provides
the relationship between the fOSC frequency, fBST
boosting clock, and fFR frame frequency.
fOSC = (No. of digits) × (1/Duty) × fFR
fBST = (1/2) × (1/No. of digits) × fOSC
*11: When performing the operations using an external
clock, not taking advantage of the built-in oscillation
circuit, input the waveforms indicated below.
Meanwhile, while using an external clock but when
clock inputs are not being made, fix it to “H”.
(Normal HIGH)
<Incase the external clock = fosc>
• Duty = (th/tosc) × 100 = 20 ~ 30%
• fosc = 1/tosc
VDD
Power Supply
–2.4 V
tosc
th
<Incase the external clock = 4 × fosc>
• Duty = (th/tosc) × 100 = 50%
• fosc = 1/tosc
VSS
tRES
VDD
RES
VSS
tRW
tR
All signal timings are based on 20% and 80% of VSS signals.
*9: When operating the boosting circuit, the power
supply VSS must be used within the input voltage
range.
Rev. 1.4
EPSON
tosc
th
2–33
S1D12200
Series
*5: Applied if not access by the MPU during chara
display and if the built-in power circuit and oscillator
are operating.
Display character:
S1D12200 Series
11. TIMING CHARACTERISTICS
(1)
MPU Bus Write Timing (80 series)
A0
tAC8
tAH8
CS
tcyc8
tAW8
tCCL
WR
tCCH
tDS8
tDH8
D0 to D7
Item
Signal
Address hold time
A0, CS
Address setup time
CS setup time
System cycle time
WR
Write LOW pulse width (Write)
Write HIGH pulse width (Write)
Data setup time
D0 to D7
Data hold time
Item
Signal
Address hold time
A0, CS
Address setup time
CS setup time
System cycle time
WR
Write LOW pulse width (Write)
Write HIGH pulse width (Write)
Data setup time
D0 to D7
Data hold time
[Ta = –30 to 85°C, VSS = –3.6 V to –2.4 V]
Measuring
Min.
Max.
Unit
condition
Every timing is specified
30
–
ns
on the basis of 20% and
60
–
ns
80% of VSS.
0
–
ns
650
–
ns
150
–
ns
450
–
ns
100
–
ns
50
–
ns
Symbol
tAH8
tAW8
tAC8
tCYC8
tCCL
tCCH
tDS8
tDH8
[Ta = –30 to 85°C, VSS = –3.3 V to –2.7 V]
Measuring
Min.
Max.
Unit
condition
Every timing is specified
10
–
ns
on the basis of 20% and
60
–
ns
80% of VSS.
0
–
ns
500
–
ns
100
–
ns
350
–
ns
100
–
ns
20
–
ns
Symbol
tAH8
tAW8
tAC8
tCYC8
tCCL
tCCH
tDS8
tDH8
*1: For the rise and fall of an input signal (tr and tf), set a value not exceeding 25ns (excluding RES input).
tr
tf
VSS × 0.8 [V]
VSS × 0.2 [V]
*2: tCCL is specified based on an overlap period of CS and WR LOW levels.
2–34
EPSON
Rev. 1.4
S1D12200 Series
(2)
MPU Bus Write Timing (68 series)
A0
S1D12200
Series
tAH6
tAC6
CS
tCYC6
tEWL
tEWH
E
tDS6
tDH6
tAW6
D0 to D7
Item
Signal
Address setup time
A0, CS
Address hold time
CS setup time
System cycle time
WR
Enable LOW pulse width (Write)
Enable HIGH pulse width (Write)
Data setup time
D0 ~ D7
Data hold time
Item
Signal
Address setup time
A0, CS
Address hold time
CS setup time
System cycle time
WR
Enable LOW pulse width (Write)
Enable HIGH pulse width (Write)
Data setup time
D0 to D7
Data hold time
[Ta = –30 to 85°C, VSS = –3.6 V to –2.4 V]
Measuring
Min.
Max.
Unit
condition
Every timing is specified
60
–
ns
on the basis of 20% and
30
–
ns
80% of VSS.
0
–
ns
650
–
ns
150
–
ns
450
–
ns
100
–
ns
50
–
ns
Symbol
tAW6
tAH6
tAC6
tCYC6
tEWL
tEWH
tDS6
tDH6
[Ta = –30 to 85°C, VSS = –3.3 V to –2.7 V]
Measuring
Min.
Max.
Unit
condition
Every timing is specified
60
–
ns
on the basis of 20% and
10
–
ns
80% of VSS.
0
–
ns
500
–
ns
100
–
ns
350
–
ns
100
–
ns
20
–
ns
Symbol
tAW6
tAH6
tAC6
tCYC6
tEWL
tEWH
tDS6
tDH6
*1: For the rise and fall of an input signal (tr and tf), set a value not exceeding 25ns (excluding RES input).
tr
tf
VSS × 0.8 [V]
VSS × 0.2 [V]
*2: tEWH is specified based on an overlap period of CS LOW and E HIGH levels.
Rev. 1.4
EPSON
2–35
S1D12200 Series
(3)
Serial Interface
tCSS
tCSH
CS
tSAS
tSAH
A0
tSCYC
tSLW
SCL
tSHW
tSDS
tSDH
SI
Item
System clock cycle
SCL HIGH pulse width
SCL LOW pulse width
Address setup time
Address hold time
Data setup time
Data hold time
CS-SCL time
Signal
Symbol
SCL
tSCYC
tSHW
tSLW
tSAS
tSAH
tSDS
tSDH
tCSS
tCSH
A0
SI
CS
[Ta = –30 to 85°C, VSS = –3.6 V to –2.4 V]
Measuring
Min.
Max.
Unit
condition
Every timing is specified
1000
ns
on the basis of 20% and
300
ns
80% of VSS.
300
ns
50
ns
300
ns
50
ns
50
ns
150
ns
700
ns
*1: For the rise and fall of an input signal (tr and tf), set a value not exceeding 25ns (excluding RES input).
tr
tf
VSS × 0.8 [V]
VSS × 0.2 [V]
2–36
EPSON
Rev. 1.4
S1D12200 Series
12. MPU INTERFACE (REFERENCE EXAMPLES)
The S1D12200 Series can be connected to the 80 series MPU and 68 series MPU. When an serial interface is used, the
S1D12200 Series can be operated by less signal lines.
VCC
A0
A0
A1 to A7
IORQ
CS
S1D12200
Series
80 Series MPU
VDD
P/S
MPU
Decoder
S1D12200
D0 to D7
WR
D0 to D7
WR
IF
GND
RES
RES
VSS
A0
A0
VDD
A1 to A7
VMA
CS
RESET
68 Series MPU
VCC
P/S
MPU
Decoder
S1D12200
D0 to D7
E
D0 to D7
E
IF
GND
RES
RES
VSS
RESET
Serial Interface
VCC
Port4
A0
VDD
P/S
CS
Port3
S1D12200
MPU
Port1
Port2
SI
SCL
RES
RES
IF
GND
VSS
VSS
or GND
RESET
Rev. 1.4
EPSON
2–37
S1D12200 Series
13. LCD CELL INTERFACE (REFERENCE)
12 columns by 3 lines, 5 × 8-dot matrix segments and symbols
S1D12200
LCD panel
1
. . . . . . . . . . . . . . . . . 12
static icon
COMSA
..
SEGSA
SEGSE
symbol
COMS1
signal
signal
COMS2
COM1
2
3
4
5
6
7
8
COM9
10
11
12
13
14
15
16
COM17
18
19
20
21
22
23
24
character
SEGS1
SEGS2
..
SEG1
2
3
4
5
SEG60
SEGS4
SEGS5
2–38
EPSON
Rev. 1.4
S1D12200 Series
12 columns by 2 lines, 5 × 8-dot matrix segments and symbols
LCD panel
1
...............
12
S1D12200
Series
S1D12201
static icon
COMSA
..
SEGSA
SEGSE
symbol
COMS1
signal
signal
COMS2
COM1
2
3
4
5
6
7
8
COM9
10
11
12
13
14
15
16
character
SEGS1
SEGS2
..
SEG1
2
3
4
5
SEG60
SEGS4
SEGS5
Rev. 1.4
EPSON
2–39
S1D12200 Series
12 columns by 2 lines, 5 × 8-dot matrix segments and symbols
S1D12202
LCD panel
1
• • • • • • • • • • • • • •
12
static icon
COMSA
..
SEGSA
SEGSE
symbol
COMS1
COMS2
COM1
2
3
4
5
6
7
8
COM9
10
11
12
13
14
15
16
character
..
SEG1
2
3
4
5
SEG60
2–40
EPSON
Rev. 1.4
S1D12200 Series
12 columns by 2 lines, 5 × 8-dot matrix segments and symbols
S1D12210
LCD Panel
1
• • • • • • • • • • • • • •
12
Static icon
S1D12200
Series
COMSA
• •
SEGSA
SEGSJ
Symbol
COMS1
COMS2
Signal
Signal
COM1
2
3
4
5
6
7
8
COM9
10
11
12
13
14
15
16
Character
SEGS1
SEGS2
• •
SEG1
2
3
4
5
SEG60
SEGS4
SEGS5
Rev. 1.4
EPSON
2–41
S1D12200 Series
14. LCD DRIVE WAVEFORMS (B WAVEFORMS)
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
COM 8
VDD
V1
V2
V3
V4
V5
COM 1
VDD
V1
V2
V3
V4
V5
COM 2
COM 9
COM 10
COM 11
COM 12
COM 13
COM 14
COM 15
COM 16
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
VDD
V1
V2
V3
V4
V5
COM 3
VDD
V1
V2
V3
V4
V5
SEG 1
VDD
V1
V2
V3
V4
V5
SEG 2
V5
V4
V3
V2
V1
VDD
-V1
-V2
-V3
-V4
-V5
COMO -SEG 1
V5
V4
V3
V2
V1
VDD
-V1
-V2
-V3
-V4
-V5
COMO -SEG 2
2–42
EPSON
Rev. 1.4
S1D12200 Series
15. INSTRUCTION SETUP EXAMPLE
(REFERENCE)
(2) Display mode
VDD-VSS power ON
S1D12200
Series
(1) Initial setup
End of initialization
Power regulation
Input of RAM address setup command
Input of reset signal
Input of RAM (data) write command
Command status
• Static display control: Off
• Display on/off control: Off
• Power save: Off
• Power control: Off
• System setup: Off
• Electronic volume (0, 0, 0, 0, 0)
• Static icon (0, 0, 0, 0, 0)
• Others are undefined.
Display of written data
Waiting for 10µsec or more
Command input:
(Asterisk indicates any command sequence.)
(1) NOP command
(2) System setup command
(*) Electronic volume register setup
• Address: 28H
• Data: (*, *, *, *, *)
(*) Power save command
• PS: Off (Power save)
• O: On (Oscillation)
(5) Power control commands
• P, VF, VC: On
(6) RAM address setup 1)
(7) Data writing 1)
Waiting for 20msec or more 2)
Command input
(8) Display on/off control command 3)
• D: On (Display)
Data input
(9) Static icon control 3)
• Address: 20H
• Data: (*, *, *, *, *)
• Address: 21H
• Data: (*, *, *, *, *)
End of initialization
Notes
1) Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area
must satisfy the following conditions (for RAM clear).
• DDRAM: Write the 20H data (character code).
• CGRAM: Write the 00H data (data ’0’).
• Symbol register: Write the 00H data (data ’0’).
As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not,
unexpected display may result.
2) Since it is specified based on rise characteristics of the booster, power control and voltage follower
circuits, time to be set differs depending on external capacity. Be sure to set it after the external capacity
is confirmed.
3) A display of the dynamic drive series is turned on when the on command is input and the static icon is
turned on using the static icon control command.
To turn both on at the same time when the display is turned on, execute display on/off command and
static icon control within 1 frame period.
Rev. 1.4
EPSON
2–43
S1D12200 Series
(3-1) Selecting the Standby mode
(3-2) Releasing the Standby mode
Standby mode
End of initialization
Normal operation
(Power Save is released and
oscillator circuit is turned ON.)
(1) Input of power save command
• PS: Off (Power save)
• O: On (Oscillation)
(2) Input of power control command
• P, VF, VC: On
(1) Input of display on/off control command
• D: Off (Display)
(2) Input of power save command
• PS: On (Power save)
• O: On (Oscillation)
(3) Input of power control command
• P, VF, VC: Off
Waiting for 20msec or more 2)
(3) Input of display on/off control command
• D: Off (Display)
Standby status
Return to normal operation (initial status).
Only static icon displayed
(4-1) Selecting the Sleep mode
(4-2) Releasing the Sleep mode
Sleep mode
End of initialization
Normal operation
(Power Save is released and
oscillator circuit is turned ON.)
(1) Input of power save command
• PS: Off (Power save)
• O: On (Oscillation)
(2) Input of power control command
• P, VF, VC: On
(1) Input of display on/off control command
• D: Off (Display)
(2) Static icon control
• Address: 20H
• Data: (0, 0, 0, 0, 0)
• Address: 21H
• Data: (0, 0, 0, 0, 0)
(3) Input of power save command
• PS: On (Power save)
• O: Off (Oscillation)
(4) Input of power control command
• P, VF, VC: Off
Waiting for 20msec or more 2)
(3) Input of display on/off control command 3)
• D: Off (Display)
(4) Static icon control 3)
• Address: 20H
• Data: (*, *, *, *, *)
• Address: 21H
• Data: (*, *, *, *, *)
Enter the Sleep mode.
Return to normal operation (initial status).
2–44
EPSON
Rev. 1.4
S1D12200 Series
Instruction Setup Example of S1D12200 series
Initial setup
display ON “EPSON”
Display ON the Icon
Standby Mode sequence
Releasing the Standby Mode sequence
S1D12200
Series
(1)
(2)
(3)
(4)
(5)
<Diagram of S1D12200T
**** and LCD Panel>
..
SEGSE
..
COM9
COMS2
SEGSA
.............................
SEG60
SEGS4
SEGS5
COM24
..
COM8
SEGS1
SEGS2
SEG1
COMSA
COMS1
COM1
Static Icon
S1D12200D10B
CHIP:REVERSE
VDD
RES
I/F
P/S
VS1
CK
VDD
VSS
CAP1+
CAP1CAP2+
CAP2VOUT
VR
V0
V1
V2
V3
V4
V5
VSS
VDD
D0
D1
D2
D3
D4
D5
D6
D7
CS
WR
A0
*
VDD
VSS
80series MPU
Rev. 1.4
EPSON
2–45
S1D12200 Series
(1) Initial setup
(1.1) VDD–VSS Power ON
(1.2) Power regulation
(1.3) Input of RESET signal
(1.4) Command Status
• Display ON/OFF
• Power save
• Power control
• System reset
• Electronic Volume
• Static display control
• Others are undefined.
:OFF
:OFF
:OFF
:OFF
:(0, 0, 0, 0, 0)
:OFF
(1.5) Waiting for 10µ sec or more
(1.6) Command Input: ((*) indicates any command sequence.)
(a) System Setup command: CGRAM→Not use, 3lines, COM Left shift
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
1
1
0
0
1
0
0
(*) Electronic volume resister setup: Data→(0, 0, 0, 0, 0, 0)
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
1
0
1
0
1
0
0
0
1
0
0
0
0
0
0
0
0
0
(*) Power save command: PS→0, 0→1
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
1
0
0
0/1
0/1
1
0
(d) Power Control command: P, VF, VC→1
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
1
0
1
0
1
1
1
(e) (f) RAM address setup, Data writing
• RAM address setup: Set address is 30H
2–46
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
1
0
1
1
0
0
0
0
EPSON
Rev. 1.4
S1D12200 Series
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
S1D12200
Series
• Data writing: All data→20H (for 1 Line)
• RAM address setup: Set address is 40H
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
1
1
0
0
0
0
0
0
• Data writing: All data→20H (for 2 line)
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
• RAM address setup: Set address is 50H
Rev. 1.4
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
1
1
0
1
0
0
0
0
EPSON
2–47
S1D12200 Series
• Data writing: All data →20H (for 3 Line)
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
0
0
0
0
• End of Initialization
(2) Display ON “EPSON”
(2.1) RAM address setup command: 30H
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
1
0
1
1
0
0
0
0
(2.2) Data writing command: Writing “EPSON”
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
1
0
0
1
0
0
0
1
0
1
E: 45H
1
0
0
1
0
1
0
0
0
0
P: 50H
1
0
0
1
0
1
0
0
1
1
S: 53H
1
0
0
1
0
0
1
1
1
1
O: 4FH
1
0
0
1
0
0
1
1
1
0
N: 4EH
(2.3) Waiting for 20ms or more
(2.4) Display ON/OFF control command: B, C→0, D→1
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
1
1
0
0
0
1
Display ON 5×7 Dots “EPSON”
EPSON
2–48
EPSON
Rev. 1.4
S1D12200 Series
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
1
1
0
0
0
0
S1D12200
Series
(3) Display ON The Icon: Valid in Standby mode only
(3.1) Display ON/OFF command: D→OFF
(3.2) Static display control command: 1 ~ 2Hz Blink
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
1
0
1
0
0
0
0
0
1
0
0
0
0
1
0
0
0
0
0
0
1
0
1
0
0
0
0
1
1
0
0
0
0
1
0
0
0
0
(3.3) Power save command: PS→ON, 0→ON
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
1
0
0
0/1
0/1
1
1
(3.4) Power control commands: P, VF, VC→OFF
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
1
0
1
0
0
0
0
Display ON the Icon
e
(4) Releasing the Standby Mode
(4.1) Power save command: PS→0, 0→1
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
1
0
0
0/1
0/1
1
0
(4.2) Power control commands: P, VF, VC→1
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
1
0
1
0
1
1
1
(4.3) Waiting for 20ms or more
(4.4) Display ON/OFF command: D→1
A0
WR
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
1
1
0
0
0
1
END of Releasing the Standby mode
Rev. 1.4
EPSON
2–49
S1D12200 Series
16. OPTION LIST
S1D12200 Series provides the optional functions as
described in the following. Being adaptable to the
customer’s optional demand, contact the Business
Department of our company when installed.
o
Our product name corresponding to a customer’s
option is defined as shown below:
(Example)
S1D12200D
**B*
4. Power Supply to Booster Circuit
S1D12200 Series integrates a booster circuit.
The customer can select a specification of using
either the regulator output VS1 or VSS as the supply
voltage to the booster circuit.
Our standard specification is preset to the regulator
output VS1.
5. External Clock Specifications
S1D12200 Series integrates an external clock terminal
and there are two clock specifications, f and 4×f
oscillation.
Either of them can be selected on your request.
Shipping form: A(Al padchip)
B (Au bamp chip)
Option corresponding digit
Machine type: 00 (12 digits × 3 lines)
01 (12 digits × 2 lines)
1. Specification of Character Generator ROM
(CGROM)
S1D12200 Series integrates a character generator
ROM which can generate a maximum of 256 type
characters.
The size of these characters is composed of 5 × 7 (8)
dots.
Being a mask ROM, the S1D12200 Series CGROM
is adaptable to the character generator ROM exclusive
for the customer, too.
For our standard CGROMs, refer to the Character
Fonts Table.
2. Specification of Liquid Crystal Driver Voltage Bias
Value.
S1D12200 Series integrates a liquid crystal diver
voltage generator circuit. Its 5-volt potential is divided
into resistance inside of IC to generate 1-V, 2-V, 3V or 4-V potential as required for the liquid crystal
driver.
Further, the 1-V, 2-V, 3-V or 4-Vpotential is converted
into impedance by a voltage follower to be supplied
to the liquid crystal driver circuit.
Either 1/5 or 1/4 bias value can be selected as
demanded by the customer.
Our standard bias value is preset to 1/5.
3. Specification of Reference Voltage of Liquid Crystal
Driver Voltage Regulation Circuit.
S1D12200 Series integrates a voltage regulation
circuit using a booster voltage as its power supply to
generate 5V for the liquid crystal driver via the
voltage regulation circuit.
The voltage regulation circuit integrates a reference
voltage regulator VREG.
The customer can select a specification of using
either the internal reference voltage or external VSS
reference voltage.
Our standard specification is preset to the internal
reference voltage.
2–50
Standard
Internal
oscillation
●
Optional
●
External
External
× f osc.
clock f osc. clock 4×
●
×
×
●
The standard external clock specification is set to
fOSC.
6. Reset Signal Input Polarity Specifications
S1D12200 Series inputs reset signal from the reset
terminal using edge detection and I/F specification
80/68 series can be selected according to this signal
level.
RES input polarity can also be selected on your
request.
RES input
polarity
Type
Standard
Optional
68 series
80 series
80 series
68 series
is set to the 68 series and
to the 80 series as
the standard RES input polarities.
7. Pad Layout Specifications of COMS1 Symbol
Terminal
On S1D12200 Series, pad layout of COMS1 symbol
terminal can be changed. COMS1 pad layout can be
selected on your request.
EPSON
Pad No
65
66
67
68
69
70
71
72
73
Standard
Pad Name
COMS1
COM1
COM2
COM3
COM4
COM5
COM6
COM7
COM8
Optional
Pad Name
COM1
COM2
COM3
COM4
COM5
COM6
COM7
COM8
COMS1
Rev. 1.4
EPSON
S1D12200
S1D12205
Rev. 1.4
S1D12400
System set
• S1 = 0
• S2 = 0
System set
• CS = 0
• SS = 0
System set
• CS = 0
• SS = 1 (SEG-reversed)
However, the input of DDRAM
address of "S1D12
***" from the
first digit of the first line shall be
3FH and 3EH, in this order (as it is
reversed in the unit of character).
System set
• S=0
System set
• S1 = 0
• S2 = 1 (Horizontally-reversed)
• Unable to correspond with
commands.
• Only able to correspond with
custom fonts.
***
***
***
System set
• CS = 1 (COM-reversed)
• SS = 0
System set
• S1 = 1 (Vertically-reversed)
• S2 = 0
System set
• S=1
1 Case1 (Chip Front)
2 Case2 (Chip Rear)
3 Case3 (Chip Front)
(80)
(80)
SEG60 • • • • • SEG1
SEG1 • • • • • SEG60
COM1
COM1
Front
S1D12
S1D12
•
•
(COM24, etc.)
•
•
COM32
•
•
•
COM32
COM32
S1D12
•
(COM24, etc.)
(COM24, etc.)
•
Front
Rear
COM1
SEG1 • • • • • SEG60
(80)
S1D12200/12205/12400 Example of
System Setup Depending on Mount Direction
***
SEG60 • • • • • SEG1
(80)
S1D12
Rear
S1D12200
Series
System set
• CS = 1 (COM-reversed)
• SS = 1 (SEG-reversed)
However, the input of DDRAM
address of "S1D12
***" from the
first digit of the first line shall be
3FH and 3EH, in this order.
System set
• S1 = 1 (Vertically-reversed)
• S2 = 1 (Horizontally-reversed)
• Unable to correspond with
commands.
• Only able to correspond with
custom fonts.
COM32
•
•
•
COM1
(COM24, etc.)
4 Case4 (Chip Rear)
Reference
S1D12200 Series
2–51
S1D12205 Series
Rev. 1.1
Contents
1. DESCRIPTION ............................................................................................................................................. 3–1
2. FEATURES .................................................................................................................................................. 3–1
3. BLOCK DIAGRAM ....................................................................................................................................... 3–2
4. PIN LAYOUT ................................................................................................................................................ 3–3
5. PIN DESCRIPTION ...................................................................................................................................... 3–6
6. FUNCTION DESCRIPTION ......................................................................................................................... 3–9
7. COMMAND ................................................................................................................................................ 3–13
8. BUILT-IN MEMORIES ................................................................................................................................ 3–17
9. ABSOLUTE MAXIMUM RATINGS ............................................................................................................. 3–25
10. DC CHARACTERISTICS ........................................................................................................................... 3–26
11. TIMING CHARACTERISTICS .................................................................................................................... 3–28
12. MPU INTERFACES (REFERENCE) .......................................................................................................... 3–31
13. LCD CELL INTERFACE ............................................................................................................................. 3–32
14. LCD DRIVE WAVEFORMS (B WAVEFORMS) ......................................................................................... 3–34
15. EXAMPLE OF INSTRUCTION SETUP (REFERENCE) ............................................................................ 3–35
16. OPTION LIST ............................................................................................................................................. 3–38
17. CAUTIONS ................................................................................................................................................. 3–40
–i–
Rev. 1.1
1. DESCRIPTION
The S1D12205 Series dot-matrix LCD Controller Driver
receives 4-bit, 8-bit, or serial data from the microprocessor
and displays up to 36 characters, four user-defined
characters, and up to 120 symbols.
Up to 256 types of built-in character generator ROMs are
provided. Each character font has a 5×8-dot structure.
Also, the user-defined character RAM contains four
5×8-dot characters. In addition, a symbolic register can
be used for flexible symbol display. The Driver featuring
the very low power consumption can drive a handy
terminal unit in either Sleep or Standby mode with the
minimum power consumption.
2. FEATURES
• Built-in display data RAM
Can display up to 36 characters, 4 user-defined
characters, and 120 symbols.
• Built-in CGROM (for 256-character display),
CGRAM (for 4-character display), and symbol register
(for 120 symbol display)
• No. of display columns by lines
Normal mode: (12 columns plus 4 signal segments) ×
3 line + 120 symbols + 10 static symbols
Standby mode: 10 static symbols
• Built-in C&R oscillators
Rev. 1.1
• Available external clock input
• HIGH-speed MPU interfaces
Interface to both 68- and 80-series MPUs
Support of 4/8-bit interface
• Support of serial interface
• Character font: 5x8 dots
• Duty ratio: 1/18, 1/26
• Simple command setup
• Built-in LCD drive power circuit: Power amp and
regulator
• Built-in electronic controls
• Very low power consumption
30 µA (including the operating current of the built-in
power supply during normal operation)
10 µA (Static icon display during Standby operation
5 µA (Display off during Sleep operation)
• Power supplies
VDD – Vss: –1.7 to –3.6 V
VDD – V5: –3.0 to –6.0 V
• Wide operating temperature range: Ta=-30 to +85°C
• CMOS process
• Package design
Chip (Au bump):
S1D12205D
B
TCP:
S1D12205T
• This IC package is not designed to have a radiation or
strong light resistance.
EPSON
** *
****
3–1
S1D12205
Series
S1D12205 Series
S1D12205 Series
3. BLOCK DIAGRAM
D0
OSC
D1
VS1
Input Buffer
D2
D3
D4
D5
Address
Counter
D6(SCL)
DDRAM
Symbol
Register
Refresh
Address
Counter
D7(SI)
Timing Generator
CK
CGROM
CGRAM
OCA
LCD Driver
IF
MPU Interface
RES
CS
WR(E)
PS
C86
Command
Decoder
Cursor
Control
OCB
OCC
OCD
OCE
VREG1
VREG2
A0
V1
V3
LED
Driver
LE1
3–2
LE2
Static
Icon
Driver
COMSA
SEGSA to J
V4
Segment
Driver
SEG1 to 60
SEGS1,2,4,5
EPSON
COM
Driver
V5
COM1 to 24
COMS1,2
Rev. 1.1
S1D12205 Series
4. PIN LAYOUT
154
73
..
....................
155
72
X
Top View
171
S1D12205
Series
(0,0)
.............
.............
Y
59
....................................
1
58
: Dummy PAD
: PAD
S1D12205D
****
↑
CGROM pattern version number
Chip size:
7.85 × 1.97 mm
Pad pitch:
90 µm (min)
Chip thickness (Reference): 625 µm
Au bump specifications
Bump size:
Pad Nos. 59 to 72, and 155 to 171: 78 µm × 59 µm
Pad Nos. 1 to 58, and 73 to 154:
59 µm × 78 µm
Bump height (Reference): 22.5 µm
Rev. 1.1
EPSON
3–3
S1D12205 Series
Pad Center Coordinates
No.
PAD
Name
Coordinate
X
Y
1
2
Dummy
Dummy
-3768
-3678
3
4
A0
WR(E)
-3349
-3200
5
6
7
CS
D7(SI)
D6(SCL)
-3050
-2901
-2751
8
9
D5
D4
-2602
-2452
10
11
12
D3
D2
D1
-2303
-2153
-2004
13
14
D0
LE1
-1854
-1705
15
16
17
LE1
LE2
LE2
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
VDD
VDD
VSS
VSS
V5
V5
V4
V4
V3
V3
V1
V1
(VREG1)
(VREG1)
-1615
-1466
-1376
-1286
-1197
-1107
-1017
-868
-778
-629
-539
-389
-300
-150
-60
VREG2
328
33
34
35
VREG2
OCA
OCA
418
567
657
36
37
OCB
OCB
807
896
38
39
40
41
OCC
OCC
OCD
OCD
1046
1136
1285
1375
42
OCE
1524
43
OCE
1614
No.
-822
89
179
PAD
Name
Coordinate
X
Y
44
45
46
VSS
VSS
C86
1718
1808
1973
47
48
PS
IF
2122
2272
49
50
51
RES
CK
VS1
2421
2571
2720
52
53
(FSA)
(FSB)
2893
3065
54
55
56
(FSC)
(FS3)
(VDD)
3237
3409
57
58
(VDD)
(VDD)
59
60
61
62
63
64
65
66
67
68
69
(FS2)
(FS1)
(FS0)
COMSA
COMS1
COM1
COM2
COM3
COM4
COM5
COM6
70
71
COM7
COM8
72
73
74
75
COMS1
Dummy
Dummy
SEGS1
3768
3678
3409
76
77
SEGS2
SEG1
3320
3230
78
79
80
81
SEG2
SEG3
SEG4
SEG5
3140
3050
2961
2871
82
SEG6
2781
83
84
85
86
SEG7
SEG8
SEG9
SEG10
2692
2602
2512
2423
-822
3589
3678
3768
3758
-628
-456
-283
-179
-90
0
90
179
269
359
449
538
628
718
822
Note 1 : Set the pins VDD of Nos. 56 to 58 and the pins VRBG1 of Nos. 30 and 31 to the floating
state.
2 : Since the pins FS* of Nos. 52 to 55 and 59 to 61 are for fuse adjustment, set them to the
floating state.
3–4
EPSON
Rev. 1.1
S1D12205 Series
No.
Rev. 1.1
PAD
Name
Coordinate
X
Y
Coordinate
X
Y
130
131
SEG54
SEG55
-1524
-1614
87
88
SEG11
SEG12
2333
2243
89
90
SEG13
SEG14
2153
2064
132
133
SEG56
SEG57
-1704
-1793
91
92
93
SEG15
SEG16
SEG17
1974
1884
1795
134
135
136
SEG58
SEG59
SEG60
-1883
-1973
-2062
94
95
SEG18
SEG19
1705
1615
137
138
SEGS4
SEGS5
-2152
-2242
96
97
98
SEG20
SEG21
SEG22
1526
1436
1346
139
140
141
Dummy
Dummy
Dummy
-2332
-2422
-2512
99
100
SEG23
SEG24
1256
1167
142
143
COM24
COM23
-2602
-2692
101
102
103
SEG25
SEG26
SEG27
1077
987
898
144
145
146
COM22
COM21
COM20
-2781
-2871
-2961
104
105
106
107
108
109
110
111
112
113
114
115
SEG28
SEG29
SEG30
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
808
718
629
539
449
359
270
180
90
1
-89
-179
147
148
149
150
151
152
153
154
155
156
157
158
COM19
COM18
COM17
COM16
COM15
Dummy
Dummy
Dummy
COM14
COM13
COM12
COM11
-3050
-3140
-3230
-3320
-3409
-3589
-3678
-3768
-3758
116
117
118
119
SEG40
SEG41
SEG42
SEG43
-268
-358
-448
-538
159
160
161
162
COM10
COM9
COMS2
SEGSA
120
SEG44
-627
163
SEGSB
0
121
122
123
124
SEG45
SEG46
SEG47
SEG48
-717
-807
-896
-986
164
165
166
167
SEGSC
SEGSD
SEGSE
SEGSF
-90
-179
-269
-359
125
126
SEG49
SEG50
-1076
-1165
168
169
SEGSG
SEGSH
-449
-538
127
128
129
SEG51
SEG52
SEG53
-1255
-1345
-1435
170
171
SEGSI
SEGSJ
-628
-718
EPSON
822
S1D12205
Series
822
No.
PAD
Name
718
628
538
449
359
269
179
90
3–5
S1D12205 Series
5. PIN DESCRIPTION
Power Supply Pins
Pin Name
VDD
VSS
V1, V3
V4, V5
VS1
I/O
Description
Connects to the logic power supply. This is common to the Vcc power pin of
Power supply
the MPU.
Power supply 0V power pin connected to system ground (GND)
Multi-level LCD drive power supplies. A capacitor is required for external
Power supply
stabilization.
Output pin of oscillator (OSC) power voltage. Do not connect any external
O
load to this pin.
No. of Pins
1
2
4
1
Notes: Two VSS pins are provided. As they are commonly connected inside the IC, an input into any VSS can be used
if power impedance is LOW. To have the enough noise resistance, however, the VSS power input from each
pin is recommended.
LCD Power Pins
Pin Name
I/O
Description
VREG2
O
Output pins of LCD voltage and amp source power supplies.
A capacitor is required for stabilization.
OCA
OCB
OCC
OCD
OCE
O
A voltage capacitor pin. A capacitor is required for amplification.
No. of Pins
1
5
LED Drive Terminal
3–6
Pin Name
I/O
LE1
LE2
O
Description
An Nch open drain output terminal to drive the LED.
Connects to the LED cathode.
EPSON
No. of Pins
2
Rev. 1.1
S1D12205 Series
System Bus Connector Pins
Pin Name
I/O
Descrition
No. of Pins
An 8-bit input data bus to be connected to the standard 8- or 16-bit MPU data bus.
Pins D7 and D6 function as the serial data and clock inputs respectively if PS is
logical low.
I
C86
IF
D7
—
HIGH
HIGH
LOW
LOW
—
HIGH
LOW
HIGH
LOW
SI
D7
D7
D7
D7
D3 to D0
CS
A0
WR
SCL OPEN OPEN OPEN
D6
D5
D4 D3-D0
D6
D5
D4 OPEN
D6
D5
D4 D3-D0
D6
D5
D4 OPEN
D6
D5
D4
CS
CS
CS
CS
CS
A0
A0
A0
A0
A0
—
E
E
WR
WR
8
S1D12205
Series
D7(SI)
D6(SCL)
D5 to D0
PS
LOW
HIGH
HIGH
HIGH
HIGH
Open : May be open. However, the potential is recommended to fix to have
better noise-resistance characteristics.
- : May be HIGH or LOW. However, the potential must be fixed.
A0
I
Usually, the most significant bit of MPU address bus is connected to identify data
or command.
0: Indicates D0 to D7 are command.
1: Indicates D0 to D7 are display data.
1
RES
I
Initializes when RES is set to LOW. The system is reset at RES signal level.
1
I
A Chip Select signal. The address bus signal is decoded and entered.
This is valid when LOW.
1
I
- When an 80-series MPU is connected
Active LOW.
The WR signal of 80-series MPU is connected. The data bus signal is fetched
at the rising edge of WR signal.
- When a 68-series MPU is connected
Active HIGH.
Used as an Enable Clock input of 68-series MPU. The data bus signal is
fetched at the falling edge of WR signal.
1
CS
WR
A switching pin between serial data input and parallel data input.
PS
Rev. 1.1
I
P/S
Chip select
Data/Command
Data
Serial Clock
HIGH
CS
A0
D0 to D7
—
LOW
CS
A0
SI
SCL
1
IF
I
An interface data length select pin during parallel data input.
- 8-bit parallel input if IF=HIGH
- 4-bit parallel input if IF=LOW
This pin is connected to VDD or VSS if PS=LOW.
1
C86
I
An MPU interface switch pin.
- 68-series MPU interface if C86=HIGH
- 80-series MPU interface if C86=LOW
This pin is connected to VDD or VSS if PS=LOW.
1
CK
I
An external clock input pin.
It must be fixed to HIGH to use the internal oscillator.
To use an external clock input, turn the internal oscillator OFF by issuing the
command.
1
EPSON
3–7
S1D12205 Series
LCD Driver Signals
Dynamic drive pins
Pin
I/O
Name
COM1 to
O
COM24
COMS1,
O
COMS2
SEG1 to
O
SEG60
SEGS1, 2
O
4, 5
Description
No. of
Pins
Common signal output pins (for character display)
24
Common signal output pins (for non-character display)
COMS1, COMS2: Common outputs for symbol display
3
Segment signal output pins (for character display)
60
Segment signal output pins (for non-character display)
SEGS1, 2, 4, 5: Segment outputs for signal output
4
Note: As the same COMS1 signal is output at two pins, one of them must be used.
Static drive pins
Pin
I/O
Name
COMSA O
SEGSA, B
C, D, E, F O
G, H, I, J
Common signal output pin (for icon display)
No. of
Pins
1
Segment signal output pin (for icon display)
10
Description
Notes: We recommend to separate LCD panel electrodes of static drive pins from those of dynamic drive pins. If
these patterns are closely located, the LCD and its electrodes may be deteriorated.
3–8
EPSON
Rev. 1.1
S1D12205 Series
6. FUNCTION DESCRIPTION
The S1D12205 Series can transfer data via the 4- or 8-bit
data bus or via the serial data input (SI). The parallel or
serial data input can be selected by setting the PS pin to
HIGH or LOW (see Table 1).
MPU Interfaces
Interface type selection
Table 1
CS
CS
CS
A0
A0
A0
WR
WR
HIGH, LOW
SI
–
SI
The S1D12205 Series has the C86 pin for MPU selection.
If the parallel input is selected (PS=HIGH), if can be
connected directly to the 80-series or 68-series MPU by
Table 2
C86 pin signal
Type
LOW
80 series
HIGH
68 series
A0
A0
A0
WR
WR
E
CS
CS
CS
SCL
–
SCL
D0 to D7
D0 to D7
–
setting the C86 pin to HIGH or LOW (see Table 2). Also,
the 8-bit or 4-bit data bus can be selected by the IF pin
signal.
D0 to D7
D0 to D7
D0 to D7
Interface to 4-bit MPU
If the 4-bit interface is selected (IF=LOW), the 8-bit
command and data, and its address are transferred in two
times.
CS
WR
D7 to D4
Upper (D7 to D4)
Lower (D3 to D0)
Note: During continuous writing, the write time greater than the system cycle time (tcyc) must be set before the
subsequent write operation.
Serial interface
The serial interface consists of an 8-bit shift register and
a 3-bit counter. During chip select (CS=LOW), an SI
input and an SCL input can be accepted. During no chip
select (CS=HIGH), the shift register and counter is
initialized (reset).
Serial data of D7 to D0 are fetched in this order from the
serial data input pin (SI) at the rising edge of serial clock.
The data is converted into 8-bit parallel data at the rising
edge of the eighth serial clock.
The serial data input (SI) is identified to have the display
data or command by the A0 input. It is display data if
Rev. 1.1
A0=HIGH, and it is command if A0=LOW.
The A0 input is fetched and identified at the rising edge
of “8 × n-th” serial clock (SCL). Figure 1 shows a serial
interface timing chart.
The SCL signals must be well protected from the far-end
reflection and ambient noise due to increased line length.
The operation checkout on the actual machine is
recommended.
Also, we recommend to repeat periodical command
writing and status refreshing to avoid a malfunction due
to noise.
EPSON
3–9
S1D12205
Series
PS
Type
HIGH Parallel input
LOW Serial input
S1D12205 Series
CS
SI
D7
SCL
1
D6
2
D5
D4
3
D3
4
5
D2
D1
6
7
A0
D0
8
D7
1
A0
Figure 1
Data bus signal identification
The S1D12205 Series identifies the data bus based on a
combination of A0, WR and E signals as defined on
Table 3.
Table 3
Common 68 Series 80 Series
A0
E
WR
1
1
0
0
1
0
Function
Writes to the RAM and symbol register.
Writes to the internal (commands) register.
Chip Select
The S1D12205 Series has an Chip Select pin (CS) to
allow an MPU interface input only if CS=LOW.
During no chip select status, all of D0 to D7, A0, WR, SI
and SCL inputs are made invalid. If the serial input
interface is selected, the shift register and counter are
reset.
However, the Reset signal is entered independent from
the CS status.
Power Circuit
consumption generates the required LCD drive voltages.
The power circuit consists of an booster and a voltage
regulator.
Booster Circuit
When the capacitors are connected to the OCA, OCB,
OCC, OCD, OCE, VREG2 pins, the LCD drive voltages
are generated.
As the booster uses the signals from the oscillator, the
oscillator or an external clock must be operating.
The following provides the potential relationship.
The built-in power circuit featuring the low power
LCD drive voltages
V0 = VDD
VDD = 0V
VREG2
V1
VSS
Voltage
drop
V2, V3
Voltage boost
V5 = 4 x VREG2
3–10
EPSON
V4
V5
Rev. 1.1
Voltage regulator
Power Save mode
• Voltage regulator using the electronic control function
Use the electronic control function and set the voltages
appropriate to the LCD panel driving.
When a 5-bit data is set in the electronic control
register, one of 32-state voltages can be set for LCD
driving. Before using the electronic control function,
turn ON the power circuit by issuing the power
control command.
The following explains how to calculate the voltages
using the electronic control function.
The S1D12205 Series supports the Standby and Sleep
modes to save the power consumption during system
idling.
• Standby mode
The Standby mode is selected or released by the
Power Save command. During Standby mode, only
the static icon is displayed.
1. LCD display outputs
COM1 to COM16, COMS1, COMS2:
VDD level
SEG1 to SEG60, SEGS1, 2, 4, 5:
VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA:
Can light by static drive
Use the Static Icon RAM to display the static icon
with SEGSA, B, C, D, E, F, G, H, I, J and COMSA.
2. DDRAM, CGRAM and symbol register
Their write contents do not change. The contents
are kept regardless of Standby mode selection or
release.
3. The operation mode before selection of Standby
mode is kept.
The internal circuits for dynamic display are
stopped.
4. Oscillator
The oscillator must be turned ON for static display.
• Sleep mode
To select the Sleep mode, turn OFF the power circuit
and oscillator by issuing the command, and clear all
data of Static Icon register to zero. Then, issue the
Power Save command. The system power
consumption will be minimized to almost the stopped
status.
1. LCD display outputs
COM1 to COM16, COMS1, COMS2:
VDD level
SEG1 to SEG60, SEGS1, 2, 4, 5:
VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA:
Clear all data of Static
Icon register to zero.
2. DDRAM, CGRAM and symbol register
Their write contents do not change. The contents
are kept regardless of Standby mode selection or
release.
3. The operation mode before selection of Standby
mode is kept.
All internal circuits are stopped.
4. Oscillator
Turn OFF the built-in power supply and oscillator
by issuing the Power Save and power control
commands.
V5 = 4 × VEV
Conditions:
VEV = VREG2 – X
where,
X = nα (n=0, 1, ..., 31)
α = VREG2/95
No. Electronic control register X
V5
0
(0, 0, 0, 0, 0)
0
Large
1
(0, 0, 0, 0, 1)
1α
•
2
(0, 0, 0, 1, 0)
2α
•
3
(0, 0, 0, 1, 1)
3α
•
•
•
•
•
•
•
•
•
30
(1, 1, 1, 1, 0)
n-1α
•
31
(1, 1, 1, 1, 1)
nα Small
This is reference voltage for the liquid
crystal drive power circuit. The VREGZ has
a temperature characteristics of about
–0.05%/deg.
External unit connection examples
An external voltage regulation capacitor must be
connected to the LCD power pin. The LCD drive
voltages are fixed to 1/4 biasing.
1/4 bias example
VSS
VDD
S1D12205
Series
VREG1
VREG2
V1
V3
V4
V5
OCA
OCC
OCD
OCB
OCE
Note: We recommend to display the capacitance
appropriate to the LCD panel size and set
up the capacitance by observing the drive
signal waveforms.
Reference set value: (0.1~1.0 µF)
Rev. 1.1
EPSON
3–11
S1D12205
Series
S1D12205 Series
S1D12205 Series
Reset Circuit
When the RES input is made active, this LSI is initialized.
• Initialization status
(1)Display ON/OFF control
C=0:
Cursor off
B=0:
Blink off
DC=0:
Normal display
D=0:
Display off
(2)Power save
O=0:
Oscillating circuit off
PS=0:
Power save off
(3)Power control
P=0:
Power circuit off
(4)System set
N=0:
3 lines
S2, S1=0: Direction of normal display
CG=0:
CGRAM unused
(5)Electronic control
Address:
28H
Data:
(0,0,0,0,0)
(6)Static icon
Address:
20H to 23H
3–12
Data:
(0,0,0,0,0)
(7) LED register
Address:
2AH
Data:
(0,0,0,0,0)
(8) CG RAM, DD RAM and symbol register
Address:
00H to 1FH, 30H to 7CH
Data:
Must be initialized by MPU after
reset input because of being
indefinite.
Connect the RES terminal to the MPU reset terminal as
described in “6-1 MPU Interface”, and execute
initialization simultaneously with the MPU. However, if
the MPU bus and port are put into HIGH impedance for
a certain time period by resetting, perform reset input to
the S1D12205 Series after the input to the S1D12205
Series has been determined. When the RES terminal
becomes LOW, each register is cleared and the above
setup is established. If initialization by the RES terminal
is not performed when power voltage is applied, resetting
may be disabled.
EPSON
Rev. 1.1
S1D12205 Series
7. COMMAND
Table 4 lists the supported commands. The S1D12205
Series identifies a data bus by a combination of A0, WR
and E signals. It features HIGH-speed processing as the
commands are analyzed and executed in the internal
timing only.
Table 4
Command type
Display control
instruction
Command name
Cursor Home
Display On/Off Control
Power Save
Power Control
System Setup
Power control
System setup
Address control
instruction
Data input
instruction
A0
0
0
0
0
0
WR
0
0
0
0
0
Address Setup
0
0
Data Write
1
0
As the execution time of each instruction depends on the
internal processing time of the S1D12205 Series, an
enough time greater than the system cycle time (tcyc)
must be assigned for continuous instruction execution.
• Explanation of commands
(1) Cursor Home
The Cursor Home command presets the Address
counter to 30H, and shifts the cursor to column 1
of line 1 if Cursor Display is ON.
A0 WR D7
0
0
0
S1D12205
Series
• Command outline
The following provides the relationship between the C
and B registers and cursor display.
C
B
Cursor display
0
0
Not displayed
0
1
Not displayed
1
0
Underbar cursor
1
Alternate character display
normally and reversely
1
(C, B) = (0, 0)
(1, 0)
(1, 1)
D0
0
0
1
✽
✽
✽
✽
✽ : Don’t Care
fBLNK
(2) Display On/Off Control
The Display On/Off Control command sets the
LCD character and cursor display.
A0 WR D7
0
0
0
D0
0
1
1
C
B
DC
D
The following shows the relationship between the DC
resistor and display:
✽ : Don’t Care
D=0:
D=1:
DC=0:
DC=1:
B=0:
B=1:
The cursor display position is indicated by the address
counter. Accordingly, to move the cursor, change the
address counter value by automatic increment by writing
the RAM address set command or RAM data.
Turns the display off.
Turns the display on.
Selects the standard size display.
Selects the double-height vertical display.
Turns cursor blinking off.
Turns cursor blinking on.
(1) N=0 (1/26 duty)
DC=0
DC=1
COM1–
During blinking, the cursor character is alternately
displayed normally and reversely. The normal and
reverse display is repeated approximately every one
second.
C=0: Does not display the cursor.
C=1: Displays the cursor.
1st line
...
2nd line
...
...
...
...
3rd line
COM24–
1st column
Rev. 1.1
EPSON
12th column
1st column
12th column
3–13
S1D12205 Series
The character on the 3rd line will be displayed in
double size on the second and third lines by
setting DC=1.
(2) N=1 (1/18 duty)
DC=0
DC=1
(5) System Reset
The System Reset command sets the display
direction, the display line, and the use or no use of
CGRAM. This command must first be executed
after the power-on or reset.
A0 WR D7
D0
COM1–
...
1st line
0
0
0
1
1
...
COM16–
1st column
12th column
1st column
12th column
The character on the 1st line will be displayed in
double size on the first and second lines by setting
DC=1.
(3) Power Save
The Power Save command controls the oscillator
and sets or releases the Sleep mode.
A0 WR D7
0
0
0
D0
1
0
0
✽
✽
N
S2 S1 CG
✽ : Don’t Care
...
2nd line
0
O
N=0:
N=1:
S2=0:
S2=1:
S1=0:
S1=1:
CG=0:
CG=1:
Displays 3 lines. (1/26 duty)
Displays 2 lines. (1/18 duty)
Normal display
Right and left reverse display
Normal display
Top and bottom reverse display
Does not use the CGRAM.
Uses the CGRAM.
(1) Normal display
SEG1
SEG60
COM1
.....
PS
PS=0:
PS=1:
O=0:
O=1:
Turns the Power Save on. (Release)
Turns the Power Save off. (Select)
Turn the oscillator off. (Stop oscillation)
Turns the oscillator on. (Oscillation)
COM16 (N=1)
COM24 (N=0)
...
✽ : Don’t Care
(2) Horizontal flipping
SEG1
(4) Power Control
The Power Control command controls the builtin power circuit operations.
0
0
0
COM1
.....
D0
1
0
1
0
0
0
P
...
A0 WR D7
SEG60
COM16 (N=1)
COM24 (N=0)
✽ : Don’t Care
(3) Vertical flipping
P=0: Turns the power circuit off.
P=1: Turns the power circuit on.
Note: The oscillator must be operating to
operate the voltage amp.
COM1
SEG60
...
SEG1
.....
COM16 (N=1)
COM24 (N=0)
3–14
EPSON
Rev. 1.1
S1D12205 Series
SEG60
...
SEG1
(6) RAM Address Setup
The RAM Address Setup command sets an address
into the Address counter to write data into
DDRAM, CGRAM and Symbol register.
When the cursor display is ON, the cursor is
located at a position corresponding to the DDRAM
address set by this command.
COM1
.....
A0 WR D7
COM16 (N=1)
COM24 (N=0)
0
0
D0
1
ADDRESS
✽ : Don’t Care
1 The 00H to 7FH address length can be set.
To write data in the RAM, set the data write
address by this command. When the
subsequent data is written continuously, the
address is automatically incremented.
RAM map
0
1
2
3
4
5
6
7
8
A
B
C
D
CGRAM (00H)
CGRAM (01H)
10H
CGRAM (02H)
CGRAM (03H)
20H
SI1
SI2
Unused
EV TEST LED
For signals
E
DDRAM line 1
40H
DDRAM line 2
Unused
50H
DDRAM line 3
Unused
Unused
60H
Symbol register
Unused
70H
Symbol register
Unused
(7) Data Write
A0 WR D7
0
F
Unused
30H
SI
: Static Icon register
EV : Electronic Control register
TEST : Test register
(Do not use in normal operations.)
1
9
00H
LED
: LED register
For signals
: SEGS1, 2, 4, 5
Symbol register : COMS1, COMS2
Data write example:
The following gives an example to write a
single line of data continuously.
D0
DATA
Set the RAM address
✽ : Don’t Care
1 This command writes data in the DDRAM,
CGRAM or Symbol register.
2 When this command is executed, the Address
counter is incremented by 1 automatically.
This allows continuous data writing.
Write data
NO
Single line
completed?
YES
Note: Assign an enough time greater than "tcyc"
before executing the next instruction.
Rev. 1.1
EPSON
3–15
S1D12205
Series
(4) Horizontal vertical flipping
3–16
0
0
1
0
0
(5) System Reset
(6) RAM Address Setup
(7) RAM Write
(8) NOP
(9) Test Mode
0
(3) Power Save
0
0
(2) Display On/Off Control
(4) Power Control
0
EPSON
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
A0 WR D7
(1) Cursor Home
Command
Table 4 S1D12205 Series command list
0
0
1
1
1
0
0
D6
0
0
1
0
0
1
0
N
S2
0
✽
✽
0
B
✽
✽
C
D2
D3
0
0
0
✽
0
✽
DATA
ADDRESS
0
1
0
1
1
D4
Code
D5
✽
0
S1
0
0
DC
✽
D1
✽
0
CG
P
PS
D
✽
D0
This is an IC chip test command. Do not use in normal operations.
This is a non-operation command.
Writes data in the DDRAM, CGRAM or Symbol register.
Sets an address of DDRAM, CGRAM or Symbol register.
Sets the use or no use of CGRAM and the display direction.
N=0: 3-line display; N=1: 2-line display
CG=1: Use of CGRAM; CG=0: No use of CGRAM
S2=0, S1=0: Normal display
S2=0, S1=1: Top and bottom reverse display
S2=1, S1=0: Right and left reverse display
S2=1, S1=1: 180-degree rotation display
Turns on or off the built-in power circuit and voltage follower capacity, and sets
the amp frequency.
P=1: Power circuit ON; P=0: Power circuit OFF
Turns on or off the Power Save mode and oscillator.
PS=1: Power Save ON; PS=0: Power Save OFF
O=1: OSC ON; O=0: OSC OFF
Turns on or off the cursor, cursor blinking, double-size display, and data display.
C=1: Cursor ON; C=0: Cursor OFF
B=1: Blinking ON; B=0: Blinking OFF
DC=1: Double-size display; DC=0: Normal display
D=1: Display ON; D=0: Display OFF
Shifts the cursor to its home position.
Function
S1D12205 Series
Rev. 1.1
S1D12205 Series
8. BUILT-IN MEMORIES
Character Generator ROM (CGROM)
The S1D12205 Series contains up to 126 types of
CGROMs. Each character has a 5×8-dot structure.
character
Tables 5 to 8 defines the S1D12205D
codes. Four characters (00H to 03H) of character codes
are used for the CGROM or CGRAM by the System
Setup command.
*
S1D12205
Series
****
The S1D12205’s CGROM is a mask ROM and it can be
used as a custom CGROM. Consult to our sales agency
for details.
The CGROM versions are identified as follows:
Example: S1D12205D00B
↑
CGROM pattern code
Rev. 1.1
EPSON
3–17
S1D12205 Series
Table 5 S1D12205D10B
*
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
3–18
EPSON
Rev. 1.1
S1D12205 Series
Table 6
S1D12205D11B
*
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
S1D12205
Series
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
Rev. 1.1
EPSON
3–19
S1D12205 Series
Table 7
S1D12205D16B
*
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
3–20
EPSON
Rev. 1.1
S1D12205 Series
Character Generator RAM (CGRAM)
store up to four 5×8-dot character patterns.
The following provides the relationship between CGRAM
character patterns and CGRAM addresses and character
codes.
Character
Code
00H
01H
CGRAM Data
RAM
Address
00H to 07H
08H to 0FH
Character Display
D7
D0 SEG
0
✽
✽
✽
0
1
1
1
1
1
✽
✽
✽
1
0
0
0
0
2
✽
✽
✽
1
0
0
0
0
3
✽
✽
✽
0
1
1
1
1
4
✽
✽
✽
0
0
0
0
1
5
✽
✽
✽
0
0
0
0
1
6
✽
✽
✽
1
1
1
1
0
7
✽
✽
✽
0
0
0
0
0
8
✽
✽
✽
0
0
1
0
0
9
✽
✽
✽
0
0
1
0
0
A
✽
✽
✽
0
1
1
1
0
B
✽
✽
✽
0
1
1
1
0
C
✽
✽
✽
0
1
1
1
0
D
E
✽
✽
✽
✽
✽
✽
1
1
1
1
1
1
1
1
1
1
F
✽
✽
✽
0
0
0
0
0
Signal Display
SEGS
1 2
4 5
S1D12205
Series
The S1D12205 Series has a built-in CGRAM to program
user-defined character patterns for highly flexible signal
and character display.
Issue the System Setup command to use the CGRAM.
The CGRAM has the 160-bit storage capacity, and it can
D7 to D5: Un used
D4 to D0: Character data (1 for display; 0 for no display)
The 5×8-dot character size can also be set. To do so, use the *7H and *FH RAM addresses. However, the *7H and *FH
data is reversed if the underbar cursor is used.
Rev. 1.1
EPSON
3–21
S1D12205 Series
Symbol Register
The S1D12205 Series has a built-in Symbol register to
allow separate symbol setup on the display panel.
The Symbol register has the 120-bit storage capacity, and
it can display 120 symbols. Also, the S1D12205 Series
contains a Blink register for every 5-dot blinking.
13
The following provides the relationship between the
Symbol register display patterns, RAM addresses and
write data.
12
1
13
1
.....
5
56
.....
60
61
.....
65
116
.....
120
2
5
.....
60
COMS1
COMS2
SEGS1
2
SEG1
3
4
SEG56
SEGS4
5
Corresponding symbol bits
RAM Address
D3
D2
D1
D0
0
✽
✽
BL1
1
2
3
4
5
1
✽
✽
BL2
6
7
8
9
10
B
✽
✽
BL12
56
57
58
59
60
0
✽
✽
BL13
61
62
63
64
65
1
✽
✽
BL14
66
67
68
69
70
✽
✽
BL24
116
117
118
119
120
..
D4
..
D5
B
..
70H to 7BH
D6
..
60H to 6BH
D7
BL1 to BL24: Blinking setup (0 for no blinking; 1 for blinking)
Note: If the symbol size is 1.5 times greater than other dots, we recommend to divide and drive the SEG* and
COMS1 and COMS2 separately.
3–22
EPSON
Rev. 1.1
S1D12205 Series
Static Icon RAM
The S1D12205 Series has a built-in Static Icon RAM to
display a static icon separately from the dynamic icon.
The Static Icon RAM has the 20-bit storage capacity, and
it can display 10 icons. The following provides the
relationship between the static icon functions and the
static icon, RAM address and write data.
(SEGSA, B, C, D, E)
Static Icon Data
Display
RAM Address
D7
Display
ON/OFF
D0 SEGSA B C D E
20H
*
*
*
0
0
1
1
1
21H
*
*
*
1
0
0
0
1
Blink
ON/OFF
S1D12205
Series
Function
f BLINK
(SEGSF, G, H, I, J)
Static Icon Data
Function
Display
RAM Address
D7
Display
ON/OFF
D0 SEGSA B C D E
22H
*
*
*
0
0
1
1
1
23H
*
*
*
1
0
0
0
1
Blink
ON/OFF
f BLINK
* : Unused
1 : Display or blinking
0 : No display or no blinking
f BLINK : 1 to 2HZ
Rev. 1.1
EPSON
3–23
S1D12205 Series
Electronic Control RAM (Register)
The S1D12205 SERIES has the electronic control
functions to control LCD drive voltages and to adjust the
LCD display density. One of 32-state LCD voltages can
be selected when the 5-bit data is written in the Electronic
Control RAM.
The following provides the relationship between the
RAM address and write data by electronic control setup.
Electronic Control Data
RAM Address
D7
*
*
*
* *
* *
* *
*
*
*
*
*
*
*
*
0
0
0
0
0
0
VREG-0
0
0
0
0
1
1
VREG-α
0
0
0
1
0
2
VREG-2α
.....
28H
29H
VEV
*
*
*
*
.....
Electronic
Control
Status
D0
.....
Function
1
1
1
0
1
29
VREG-29α
1
1
1
1
0
30
VREG-30α
1
1
1
1
1
31
VREG-31α
*
*
For test
* : Unused
α : α=VREG/95 (1/4biased)
Note: Do not use address 29H as it can be used for IC chip test only.
LED RAM (Register)
The S1D12205 Series has the LED drive functions to
drive the LCD by controlling the LE1 and LE2 pins.
Function
RAM Address
LED ON/OFF
Timer
2AH
D7
✽
The following provides the relationship between the
RAM address and write data by LED register setup.
✽
LED Register Data
D3
D2
D1
D0
✽
✽
TIM2 TIM1 LED2 LED1
✽ : Unused
The following defines the LE1 and LE2 pin state
depending on the TIM1, TIM2, LED1 and LED2 set
values.
LED Register Set Value
TIM2
LED2
TIM1
LED1
0
0
0
1
1
0
Output Status (LE1, LE2)
LE = HIGH impedance
LE = LOW
Keeps LE LOW approximately 15 sec
after input of Display ON command.
1
1
LE = LOW
Note: When this function is used, minimize power supply and power
cable impedance to avoid IC misoperation due to large current.
3–24
EPSON
Rev. 1.1
S1D12205 Series
9. ABSOLUTE MAXIMUM RATINGS
Symbol
VSS
V5
V1, V2, V3, V4
VIN
VO
Topr
Tstr
(VCC) VDD
Rating
–0.6 to +0.3
–7.0 to +0.3
V5 to +0.3
VSS–0.3 to +0.3
VSS–0.3 to +0.3
–30 to +85
–55 to +100
–65 to +125
Unit
V
V
V
V
V
°C
S1D12205
Series
Item
Power voltage (1)
Power voltage (2)
Power voltage (3)
Input voltage
Output voltage
Operating temperature
TCP
Storage
temperature Bare chip
°C
VDD
(GND) VSS
V5
Notes: 1. All voltages are referenced to VDD=0 V.
2. The following voltage levels must always be satisfied:
VDD ≥ V1 ≥ V2 ≥ V3 ≥ V4, and VDD ≥ VSS ≥ V5
3. If the LSI is used beyond the maximum absolute rating, the LSI may be destroyed permanently. The LSI
should meet the electric characteristics during normal operations. If not, the LSI may be malfunction or
the LSI reliability may be lost.
Rev. 1.1
EPSON
3–25
S1D12205 Series
10. DC CHARACTERISTICS
(VSS = –3.6 to –1.7 V, Ta = –30 to +85°C unless otherwise noted.)
Item
Power
voltage
(1)
Power
voltage
(2)
Symbol
Operable
Data hold
voltage
VSS
Min.
Typ.
Max.
1/4 bias
Conditions
–3.6
–3.0
–1.7
1/5 bias
–3.6
–3.0
–2.7
–3.6
–1.5
Unit
Pin
V
VSS
Operable
V5
–6.0
–3.0
V
V5
Operable
V1, V2
0.5 × V5
VDD
V
V1, V2
Operable
V3, V4
V5
0.5 × V5
V
V3, V4
HIGH input voltage
VIHC
0.2 × VSS
VDD
V
*2
LOWinput voltage
VILC
VSS
0.8 × VDD
V
*2
–1.0
1.0
µA
*2
kΩ
COM, SEG
*3
Ω
LE1, LE2
Input leakage current
ILI
VIN = VDD or VSS
LCD driver
ON resistance
RON
(LCD)
Ta=25°C
∆V=0.1V
LED driver
ON resistance
RON
(LED)
VSS=–3.0V
IOL=10mA
Static current
consumption
IDDQ
Dynamic
current
consumption
IDD
V5=–5.0V
0.1
5.0
µA
VDD
During
display
V5 = –5V; No loading
VSS=–1.8V
20
30
µA
VDD *4
During
display
V5 = –5V; No loading
VSS=–3.0V
30
45
µA
VDD *4
During
standby
OSC On; PWR off
No loading; VSS=–3.0V
10
15
µA
VDD
During
sleep
OSC Off; PWR off
No loading; VSS=–3.0V
0.1
5
µA
VDD
During
access
fcyc=200KHz
VSS=–3.0V
150
300
µA
VDD *5
8.0
10.0
pF
*3
100
130
Hz
*8
kHz
*8, *9
CIN
Ta=25°C, f=1MHz
Ta = 25°C, VSS = –3.0V
Frame frequency
fFR
External clock
frequency
fCK
Reset time
tR
tRW
tRES
Reset start time
20
100
Input pin capacity
Reset pulse width
10
70
33.8
1.0
µs
*6
10
µs
*6
50
ns
*7
V
Built-in
power supply
Dynamic system:
3–26
Amp output
voltage
V5
Ta = 25°C (during 1/4 bias)
4×
VREG2
Reference
voltage
VREG2
Ta = 25°C (during 1/4 bias)
–1.55
EPSON
–1.5
–1.45
V
Rev. 1.1
S1D12205 Series
S1D12205
Series
*1 Although the wide operating character range is guaranteed, a quick and excessive voltage variation may not be
guaranteed during access by the MPU. The low-voltage data hold characteristics are valid during Sleep mode. No
access by the MPU is allowed during this time.
*2 D0 to D5, D6 (SCL), D7 (SI), A0, RES, CS, WR (E), PS, IF, C86
*3 The resistance if a 0.1-volt voltage is supplied between the SEGn, SEGSn, COMn or COMSn output pin and each
power pin (V1, V2, V3 or V4). It is defined within power voltage (2).
RON = 0.1V/∆I
where, ∆I is current that flows when the 0.1-volt voltage is supplied between the power supply and output.
*4 Applied if not accessed by the MPU during character display and if the built-in power circuit and oscillator are
operating.
Display character:
*5 Current consumption if always written in “fcyc”. The current consumption during access is roughly proportional to
the access frequency (fcyc).
*6 The “tR” (reset time) indicates a time period from the rising edge of RES signal to the completion of internal circuit
reset. Therefore, the S1D12205 Series enters the normal operation status after “tR”.
*7 Defines the minimum pulse width of RES signal. A pulse width greater than “tRW” must be entered for reset.
VDD
VSS
–2.4V
tRES
RES
VDD
VSS
tRW
tR
All signal timings are based on 20% and 80% of Vss.
*8 The following provides the relationship between the oscillator frequency (f OSC) for built-in circuit driving and the
frame frequency (fFR).
fOSC = 13 × 26 × fFR (3-line display)
= 13 × 18 × fFR (2-line display)
<Reference>
fBLK = (1/128) × fFR
*9 Enter the waveforms in 40% to 60% duty to use an external clock instead of the built-in oscillator. If no external clock
is entered, fix it to HIGH. (Normal HIGH)
Rev. 1.1
EPSON
3–27
S1D12205 Series
11. TIMING CHARACTERISTICS
(1) MPU bus write timing (80 series)
A0
tAC8
tAH8
CS
tCYC8
tAW8
tCCL
WR
tCCH
tDS8
tDH8
D0 to D7
(Ta = –30 to +85°C, VSS = –3.6V to –1.7V)
Item
Address setup time
Address hold time
CS setup time
Signal
Symbol
A0
CS
System cycle time
Write LOW pulse width (Write)
WR
Write HIGH pulse width (Write)
Data setup time
Data hold time
D0 to D7
Conditions
Min.
tAW8
tAH8
tAC8
tCYC8
tCCL
tCCH
tDS8
tDH8
All timing must be based on
20% and 80% of VSS.
Symbol
Conditions
60
30
0
Max.
Unit
—
—
—
ns
1850
—
ns
150
—
ns
1650
—
ns
50
50
—
—
ns
(Ta = –30 to +85°C, VSS = –3.3V to –2.7V)
Item
Address setup time
Address hold time
CS setup time
Signal
tAW8
tAH8
tAC8
tCYC8
tCCL
tCCH
tDS8
tDH8
A0
CS
System cycle time
Write LOW pulse width (Write)
WR
Write HIGH pulse width (Write)
Data setup time
Data hold time
D0 to D7
Min.
All timing must be based on
20% and 80% of VSS.
Max.
Unit
60
30
0
—
—
—
ns
1150
—
ns
100
—
ns
1000
—
ns
20
20
—
—
ns
*1 The input signal rise and fall times (tr, tf) are defined to be 25 nsec max (except for RES input).
tr
tf
VSS x 0.8 [V]
VSS x 0.2 [V]
*2 “tCCL” is defined by the overlap time of CS LOW level and WR LOW level.
3–28
EPSON
Rev. 1.1
S1D12205 Series
(2) MPU bus write timing (68 series)
A0
tAH6
tAC6
CS
tCYC6
S1D12205
Series
tEWH
tEWL
E
tDS6
tDH6
tAW6
D0 to D7
(Ta = –30 to +85°C, VSS = –3.6V to –1.7V)
Item
Address setup time
Address hold time
CS setup time
Signal
Symbol
A0
CS
System cycle time
Enable LOW pulse width (Write)
WR
Enable HIGH pulse width (Write)
Data setup time
Data hold time
D0 to D7
Conditions
Min.
tAW6
tAH6
tAC6
tCYC6
tEWL
tEWH
tDS6
tDH6
All timing must be based on
20% and 80% of VSS.
Symbol
Conditions
Max.
Unit
60
50
0
–
–
–
ns
1850
–
ns
1650
–
ns
150
–
ns
20
80
–
–
ns
(Ta = –30 to +85°C, VSS = –3.3V to –2.7V)
Item
Address setup time
Address hold time
CS setup time
Signal
tAW6
tAH6
tAC6
tCYC6
tEWL
tEWH
tDS6
tDH6
A0
CS
System cycle time
Enable LOW pulse width (Write)
WR
Enable HIGH pulse width (Write)
Data setup time
Data hold time
D0 to D7
Min.
All timing must be based on
20% and 80% of VSS.
Max.
Unit
60
30
0
–
–
–
ns
1150
–
ns
1000
–
ns
100
–
ns
20
50
–
–
ns
*1 The input signal rise and fall times (tr, tf) are defined to be 25 nsec max (except for RES input).
tr
tf
VSS x 0.8 [V]
VSS x 0.2 [V]
*2 “tEWH” is defined by the overlap time of CS LOW level and E HIGH level.
Rev. 1.1
EPSON
3–29
S1D12205 Series
(3) Serial interface
tCSS
tCSH
CS
tSAS
tSAH
A0
tSCYC
tSLW
SCL
tSHW
tSDS
tSDH
SI
(Ta = –30 to +85°C, VSS = –3.6V to –1.7V)
Item
System clock cycle
SCL HIGH pulse width
SCL LOW pulse width
Signal
Symbol
tSCYC
tSHW
tSLW
tSAS
tSAH
tSDS
tSDH
tCSS
tCSH
SCL
Address setup time
Address hold time
A0
Data setup time
Data hold time
SI
CS-to-SCL time
CS
Conditions
Min.
All timing must be based on
20% and 80% of VSS.
Max.
Unit
3000
2850
150
—
—
—
ns
50
800
—
—
ns
50
50
—
—
ns
400
2500
—
—
ns
(Ta = –30 to +85°C, VSS = –3.3V to –2.7V)
Item
System clock cycle
SCL HIGH pulse width
SCL LOW pulse width
Signal
Symbol
tSCYC
tSHW
tSLW
tSAS
tSDH
tSDS
tSDH
tCSS
tCSH
SCL
Address setup time
Address hold time
A0
Data setup time
Data hold time
SI
CS-to-SCL time
CS
Conditions
Min.
All timing must be based on
20% and 80% of VSS.
Max.
Unit
1400
1300
50
—
—
—
ns
50
500
—
—
ns
30
30
—
—
ns
200
1500
—
—
ns
*1 The input signal rise and fall times (tr, tf) are defined to be 25 nsec max (except for RES input).
tr
tf
VSS x 0.8 [V]
VSS x 0.2 [V]
3–30
EPSON
Rev. 1.1
S1D12205 Series
12. MPU INTERFACES (REFERENCE)
The S1D12205 Series can be connected to the 80-series
or 68-series MPU. Also, it can operate with a less number
of signal lines via the serial interface.
If the MPU buses and ports are set to HIGH impedance
for a certain time due to RESET, the RESET signal must
be entered in the S1D12205 Series after the S1D12205’s
inputs have been determined.
VCC
A0
A0
A1 to A7
IORQ
CS
S1D12205
Series
80-Series MPU
VDD
PS
MPU
Decoder
S1D12205
Series
IF
WR
WR
D0 to D7
D0 to D7
C86
GND
RES
RES
VSS
A0
A0
VDD
A1 to A7
IORQ
CS
RES
68-Series MPU
VCC
PS
MPU
Decoder
S1D12205
Series
IF
WR
WR
D0 to D7
D0 to D7
C86
GND
RES
RES
VSS
A0
VDD
RES
Serial Interface
VCC
Port 4
PS
Port 3
CS
S1D12205
Series
MPU
GND
Port 2
SI
Port 1
SCL
RES
RES
VSS
IF
C86, WR
D0 to D5
VDD
or VSS
RES
Rev. 1.1
EPSON
3–31
S1D12205 Series
13. LCD CELL INTERFACE
12 columns by 3 lines, 5×8 dots + Symbols
S1D12205
LCD panel
1
.................
12 columns
Static Icon
COMSA
..
SEGSA
SEGSJ
Symbols
Symbols
COMS1
Signals
Signals
COMS2
COM1
2
3
4
5
6
7
8
COM9
10
11
12
13
14
15
16
COM17
18
19
20
21
22
23
24
Character
SEGS1
SEGS2
...
SEG1
2
3
4
5
SEG60
SEGS4
SEGS5
3–32
EPSON
Rev. 1.1
S1D12205 Series
12 columns by 2 lines (N=1), 5×8 dots + Symbols
S1D12205
LCD panel
1 • • • • • • • • • • • • • 12 columns
Static icon
COMSA
SEGSA
..
SEGSJ
COMS1
Signal
S1D12205
Series
Symbol
Signal
COMS2
COM1
2
3
4
5
6
7
8
COM9
10
11
12
13
14
15
16
COM17
18
19
20
21
22
23
24
Character
SEGS1
SEGS2
SEG1
2
3
4
5
...
SEG60
SEGS4
SEGS5
Rev. 1.1
EPSON
3–33
S1D12205 Series
14. LCD DRIVE WAVEFORMS (B WAVEFORMS)
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
COM 8
VDD
V1
V2
V3
V4
V5
COM 1
VDD
V1
V2
V3
V4
V5
COM 2
COM 9
COM 10
COM 11
COM 12
COM 13
COM 14
COM 15
COM 16
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
VDD
V1
V2
V3
V4
V5
COM 3
VDD
V1
V2
V3
V4
V5
SEG 1
VDD
V1
V2
V3
V4
V5
SEG 2
V5
V4
V3
V2
V1
VDD
–V1
–V2
–V3
–V4
–V5
COM1 - SEG 1
V5
V4
V3
V2
V1
VDD
–V1
–V2
–V3
–V4
–V5
COM1 - SEG 2
3–34
EPSON
Rev. 1.1
S1D12205 Series
15. EXAMPLE OF INSTRUCTION SETUP (REFERENCE)
Initialization
VDD-VSS power on
Power stable
Command status
- Static display control
- Display on/off control
- Power save
- Power supply control
- System setup
- Electronic volume
- Static icon
Others are undefined.
S1D12205
Series
Reset input
- off
- off
- off
- off
- 3-digit display, CGRAM unused. normal display
- (0, 0, 0, 0, 0)
- (0, 0, 0, 0, 0)
Wait for 10 microseconds or more.
Command input: asterisked items (*) are in no particular order.
<1> NOP command
<2> System setup command
* Electronic volume resistor set
- Address 28H, data (*, *, *, *, *)
* Power save command
- PS off (power save), O on (oscillation)
<5> Power supply control command - P on
<6> RAM address set
<7> Data write
Wait for 20 microseconds or more.
Command input
<8> Display on/off command input - D on (display)
Data input
<9> Static icon control - Address 20H, 22H
Data (*, *, *, *, *)
Address 21H, 23H
Data (*, *, *, *, *)
(See Note 1)
(See Note 1)
(See Note 2)
(See Note 3)
(See Note 3)
(See Note 3)
End of initialization
Rev. 1.1
EPSON
3–35
S1D12205 Series
Display Mode
End of initialization
RAM address set input
RAM (data) write input
Display the written contents.
Standby Mode
(1) Setting the standby mode
End of initialization
Normal operation - Power save is cleared and oscillating circuit turns on.
<1> Display on/off control command input - D off (display)
<2> Power save command input
- PS on (power save)
O on (oscillation)
<3> Power supply control command input - P off
Starts the standby mode.
Displays only the static icon.
(2) Clearing the standby mode
Standby mode
<1> Power save command input
- PS off (power save)
O on (oscillation)
<2> Power supply control command inpu - P on
O on (oscillation)
- P off
Wait for 20 microseconds or more.
<3> Display on/off command input - D on (display)
Returns to normal operation (original state).
3–36
EPSON
Rev. 1.1
S1D12205 Series
Sleep Mode
(1) Setting the Sleep mode.
End of initialization
Normal operation
(Power save is cleared and oscillating circuit turns on.)
(See Note 3)
(See Note 3)
S1D12205
Series
<1> Display on/off control command input - D off (display)
<2> Power save icon control
- Address 20H, 22H
Data (0, 0, 0, 0, 0)
- Address 21H, 23H
Data (0, 0, 0, 0, 0)
<3> Power save command input
- PS on (power save)
O off (oscillating)
<4> Power supply control command input - P off
Starts the sleep mode.
(2) Clearing the sleep mode
Sleep mode
<1> Power save command input
- PS off (power save)
O on (oscillation)
<2> Power supply control command input - P on
Wait for 20 microseconds or more.
(See Note 2)
<3> Display on/off command input - D on (display)
(See Note 3)
<4> Static icon control - Address 20H, 22H
Data (*, *, *, *, *)
Address 21H, 23H
Data (*, *, *, *, *)
(See Note 3)
Returns to normal operation (original state).
Note
1. <6> and <7> of 15-1 indicate RAM initialization. Set the contents to be displayed in the beginning. For
items not to be displayed (RAM Clear), use the following steps:
• DD RAM - write 20H (character code).
• CG RAM - write 00H (data ‘0’).
• Symbol register - write 00H (data ‘0’).
The RAM data is unspecified at the time of reset input (after power is turned on). If the data ‘0’ is not
written at this stage, unexpected display may occur to the unset position.
Note
2. Defined by the rising characteristics of the power circuit, time setting varies according to the external
capacity. So be sure to make confirmation by external capacity, and set this time.
Note
3. The dynamic drive system display lamp is lit up by the display on/off command when it is on. The static
icon lamp is lit by the static icon control command. So to light up the lamp simultaneously with start of
display, execute the display on/off control command and static icon control within one frame.
Rev. 1.1
EPSON
3–37
S1D12205 Series
16. OPTION LIST
The S1D 12205 Series has the following options. Options
are available exclusively for users. Please contact our
Sales Department for information.
• The following shows how to define the name of the
product compatible with options:
Example: S1D12205D
B*
**
↑
Option code
Specification of character generator ROM
(CGROM)
The S1D12205 Series incorporates a characters generator
ROM consisting of up to 256 types of characters, with
each character size featuring 5 × 7 (8) dots. The S1D12205
Series CGROM is designed as a masked ROM, and is
compatible with the CGROM for exclusive use of the
user. For the standard CGROM, see the Character Font
Table.
Specifications of external clock
The S1D12205 Series has an external clock terminal
which is provided with two types of functions; fOSC and
4 × fOSC. Either fOSC or 4 × fOSC can be selected
according to the user’s requirements.
Built-in oscillation External clock External clock
fOSC
fOSC
4 × fOSC
Standard
●
●
×
Optional
●
×
●
The standard external clock specifications are set on the fOSC.
3–38
EPSON
Rev. 1.1
EPSON
S1D12200
S1D12205
Rev. 1.1
S1D12400
***
System set
• S1 = 0
• S2 = 0
System set
• CS = 0
• SS = 0
System set
• CS = 0
• SS = 1 (SEG-reversed)
However, the input of DDRAM
address of "S1D12***" from the
first digit of the first line shall be
3FH and 3EH, in this order (as it is
reversed in the unit of character).
System set
• S=0
System set
• S1 = 0
• S2 = 1 (Horizontally-reversed)
• Unable to correspond with
commands.
• Only able to correspond with
custom fonts.
***
***
System set
• CS = 1 (COM-reversed)
• SS = 0
System set
• S1 = 1 (Vertically-reversed)
• S2 = 0
System set
• S=1
1 Case1 (Chip Front)
2 Case2 (Chip Rear)
3 Case3 (Chip Front)
(80)
(80)
SEG60 • • • • • SEG1
SEG1 • • • • • SEG60
COM1
COM1
Front
S1D12
S1D12
•
•
(COM24, etc.)
•
•
COM32
•
•
•
COM32
COM32
S1D12
•
(COM24, etc.)
(COM24, etc.)
•
Front
Rear
COM1
SEG1 • • • • • SEG60
(80)
S1D12200/12205/12400 Example of
System Setup Depending on Mount Direction
***
SEG60 • • • • • SEG1
(80)
S1D12
Rear
S1D12205
Series
System set
• CS = 1 (COM-reversed)
• SS = 1 (SEG-reversed)
However, the input of DDRAM
address of "S1D12***" from the
first digit of the first line shall be
3FH and 3EH, in this order.
System set
• S1 = 1 (Vertically-reversed)
• S2 = 1 (Horizontally-reversed)
• Unable to correspond with
commands.
• Only able to correspond with
custom fonts.
COM32
•
•
•
COM1
(COM24, etc.)
4 Case4 (Chip Rear)
Reference
S1D12205 Series
3–39
S1D12205 Series
17. CAUTIONS
The following points should be noted when this Development Specification is used:
1. This Development Specification is subject to modification for improvement without prior notice.
2. This Development Specification is not intended to guarantee enforcement of industrial property and other rights, or
to grant license for the use of this product. Examples of applications mentioned in this Development Specification are
given for effective understanding of the product. We are not responsible for any circuit problems which might occur
due to use of these examples. The size of the values appearing in the characteristics table is represented by the size
of the number line.
3. Part or whole of this Development Specification shall not be quoted, reproduced or used for other purposes without
permission of our company.
For the use of the semi-conductor, take note of the following:
“Handling cautions for light”
According to the principle of the solar battery the semiconductor characteristics are changed when exposed to light.
So misoperation may occur if this IC is exposed to light.
For the single IC unit, measures against light are not yet completely taken. The board and the product where this
IC is mounted must be provided with the following measures:
(1) For designing and mounting, measures must be taken to provide the structure which ensures the light protecting
properties of the IC during actual use.
(2) In the inspection process, environmental design must be made with consideration given to the light protecting
properties of the IC.
(3) To ensure light protecting properties of the IC, consideration must be given to the surface, back and sides of
the IC chip.
3–40
EPSON
Rev. 1.1
S1D12300 Series
Rev. 1.9
Contents
1. DESCRIPTION ............................................................................................................................................. 4–1
2. FEATURES .................................................................................................................................................. 4–1
3. BLOCK DIAGRAM ...................................................................................................................................... 4–3
4. PAD .............................................................................................................................................................. 4–4
5. PIN DESCRIPTION .................................................................................................................................... 4–13
6. FUNCTIONAL DESCRIPTION ................................................................................................................... 4–16
7. COMMANDS .............................................................................................................................................. 4–22
8. CHARACTER GENERATOR ..................................................................................................................... 4–26
9. ABSOLUTE MAXIMUM RATINGS ............................................................................................................. 4–33
10. DC CHARACTERISTICS ........................................................................................................................... 4–34
11. TIMING CHARACTERISTICS .................................................................................................................... 4–36
12. MPU INTERFACE (REFERENCE EXAMPLES) ........................................................................................ 4–39
13. INTERFACE TO LCD CELLS (REFERENCE) ........................................................................................... 4–40
14. LCD DRIVE WAVEFORMS (B WAVEFORMS) ......................................................................................... 4–41
15. INSTRUCTION SETUP EXAMPLE (REFERENCE) .................................................................................. 4–42
–i–
Rev. 1.9
1. DESCRIPTION
The S1D12300 Series is a dot matrix LCD controller
driver for character display, and can display a maximum
of 48 characters, 4 user-defined characters, and a maximum of 64 symbols by means of 4-bit, 8-bit or serial data
sent from a microcomputer.
A built-in character generator ROM is prepared for 256
character types, and each character font consists of 5 × 7
dots. A user-defined character RAM for four characters
of 5 × 7 dots are incorporated, and a symbol register is
also incorporated. With these, it is possible to apply this
Series to display with a high degree of freedom. This
Series can operate handy units with a minimum power
consumption by means of its low power consumption
and standby mode.
The S1D12300 Series are classified into S1D12300,
S1D12301, S1D12302, and S1D12303 depending on the
duty of use and the number of display columns.
2. FEATURES
• Built-in display RAM
48 characters + 4 user-defined characters + 64 symbols
• CG ROM (for up to 256 characters), CG RAM (4
characters), and symbol register (64 symbols)
• Number of display columns × number of lines
(12 columns + 1 column for signal) × 4 lines + 52
symbols: S1D12300
(12 columns + 1 column for signal) × 3 lines + 52
symbols: S1D12301
(12 columns + 1 column for signal) × 2 lines + 52
symbols: S1D12302
16 columns × 2 lines + 64 symbols: S1D12303
• CR oscillation circuit (on-chip C and R)
Rev. 1.9
• HIGH-speed MPU interface
Interfacing with both 68 series and 80
series MPU
Interfacing in 4 bits/8 bits
• Serial interface
• Character font
5 × 7 dots
• Duty ratio
1/16 (S1D12302, S1D12303)
1/23 (S1D12301)
1/30 (S1D12300)
• Simple command setting
• Built-in liquid crystal driving power circuit
Power boosting circuit, power regulating circuit,
voltage follower × 4
• Built-in electronic volume function
• Low power consumption
100 µA Max. (In normal operation mode:
Including the operating current
of the built-in power supply)
20 µA Max. (In standby display mode)
• Power supply
VDD - VSS (logic section) : –2.4 V to –3.6 V
VDD - V5 (liquid crystal drive section)
: –5.0 V to –11.0 V
• Wide operating temperature range
Ta = -30 to 85°C
• CMOS process
• Shipping form:Chip S1D123
D
B ,
S1D123
D
E ,
S1D123
D
G
(Au- bump chip)
S1D123
D
A ,
S1D123
D
C ,
S1D123
D
F
(Al-pad chip)
TCP S1D123
T
• This IC is not designed with a protection against
radioactive rays.
EPSON
**
**
**
**
**
**
**
** *
** *
** *
** *
** *
** *
****
4–1
S1D12300
Series
S1D12300 Series
S1D12300 Series
S1D12300 Series Chip Specifications
Product name Duty
S1D12300D11B
* 1/30
S1D12300D16B 1/30
*
S1D12300D16E 1/30
*
S1D12300D19B 1/30
*
S1D12300D27E 1/30
*
S1D12301D10B
* 1/23
S1D12301D11E 1/23
*
S1D12301D19B 1/23
*
S1D12302D10B
* 1/16
S1D12302D11B 1/16
*
S1D12302D16B 1/16
*
S1D12302D22B 1/16
*
S1D12303D10E
S1D12303D11B
S1D12303D16B
S1D12303D16E
S1D12303D22B
S1D12303D27A
S1D12303D02E
S1D12303D03E
* 1/16
* 1/16
* 1/16
* 1/16
* 1/16
* 1/16
* 1/16
* 1/16
No. of digits
No. of lines
indicated
indicated
12 columns +
4 lines
1 column for signal
12 columns +
4 lines
1 column for signal
12 columns +
4 lines
1 column for signal
12 columns +
4 lines
1 column for signal
12 columns +
4 lines
1 column for signal
12 columns +
3 lines
1 column for signall
12 columns +
3 lines
1 column for signal
12 columns +
3 lines
1 column for signal
12 columns +
2 lines
1 column for signal
12 columns +
2 lines
1 column for signal
12 columns +
2 lines
1 column for signal
12 columns +
2 lines
1 column for signal
16 columns
2 lines
16 columns
2 lines
16 columns
2 lines
16 columns
2 lines
16 columns
2 lines
16 columns
2 lines
16 columns
2 lines
16 columns
2 lines
Font
Table 6 S1D123
Table 7
Table 7
Table 5
Table 6
VREG temper- Chip
Shipping form
ature slope thickness
–0.17%/°C 625µm Gold Bump Chip
**D11**
S1D123 D16
** ** –0.17%/°C
S1D123 D16
** ** –0.17%/°C
S1D123 D10
** ** –0.04%/°C
S1D123 D11 External Input
** **
525µm Gold Bump Chip
625µm Gold Bump Chip
525µm Gold Bump Chip
Table 5 S1D123
–0.17%/°C
625µm Gold Bump Chip
Table 6
–0.17%/°C
525µm Gold Bump Chip
–0.04%/°C
625µm Gold Bump Chip
Table 5
**D10**
S1D123 D11
** **
S1D123 D10
** **
625µm Gold Bump Chip
Table 5 S1D123
625µm Gold Bump Chip
Table 6
**D10** –0.17%/°C
S1D123 D11
** ** –0.17%/°C
S1D123 D16
** ** –0.17%/°C
S1D123 D10 External Input
** **
625µm Gold Bump Chip
S1D123
S1D123
S1D123
S1D123
S1D123
S1D123
S1D123
S1D123
525µm
625µm
625µm
525µm
625µm
625µm
525µm
525µm
Table 7
Table 5
Table 5
Table 6
Table 7
Table 7
Table 5
Table 6
Table 7
Table 7
**D10
** –0.17%/°C
D11
**D16** –0.17%/°C
**D16** –0.17%/°C
–0.17%/°C
**D10** External
**D11** External Input
**D16** External Input
Input
**D16** –0.04%/°C
** **
625µm Gold Bump Chip
625µm Gold Bump Chip
Gold Bump Chip
Gold Bump Chip
Gold Bump Chip
Gold Bump Chip
Gold Bump Chip
AL-PAD chip
Gold Bump Chip
Gold Bump Chip
S1D12300 Series TCP Specifications
Product name Duty
S1D12300T001
*
S1D12300T00A
*
S1D12300T00B
*
1/30
S1D12301T00B
1/23
S1D12303T00A
S1D12303T00B
1/16
1/16
*
*
*
4–2
1/30
1/30
No. of digits
No. of lines
indicated
indicated
12 columns +
4 lines
1 columns for signal
12 columns +
4 lines
1 column for signal
12 columns +
4 lines
1 column for signal
12 columns +
3 lines
1 column for signal
16 columns
2 lines
16 columns
2 lines
Font
Table 6 S1D123
Table 6
Table 5
**D11**
S1D123 D11
** **
S1D123 D10
** **
VREG temperature slope
–0.17%/°C
TCP, 35mm 9IP
–0.17%/°C
TCP, 48mm 3IP
–0.04%/°C
TCP, 48mm 3IP
Table 5 S1D123
**D10** External Input
Table 6 S1D123
Table 5 S1D123
**D11
**
**D10**
EPSON
–0.17%/°C
–0.17%/°C
Shipping form
TCP, 48mm 3IP
TCP, 48mm 3IP
TCP, 48mm 3IP
Rev. 1.9
Rev. 1.9
EPSON
A0
SEG1~60
SEGS1~6
SEG driving circuit
V1
V2
V3
Power circuit
Timing generating circuit
S1D12300
Series
COM1~28
COMS1~3
COM driving circuit
Refresh address counter
P/S
Command
decoder
Address counter
WR (E)
Input buffer
CS
CG ROM
Cursor control
Oscillator
RES
IF
RAM
DD RAM
CG RAM
D7 (SI)
D6 (SCL)
D5
D4
D3
D2
D1
D0
V4
V5
VOUT
VR
CAP2–
CAP2+
CAP1–
CAP1+
VS1
S1D12300 Series
3. BLOCK DIAGRAM
MPU interface
4–3
S1D12300 Series
4. PAD
Pad layout
173
86
174
85
(0,0)
193
69
1
58
S1D12300D
S1D12301D
S1D12302D
S1D12303D
****
****
****
****
↑
1/30 duty
1/23 duty
1/16 duty
1/16 duty
12 columns + 1 signal column
12 columns + 1 signal column
12 columns + 1 signal column
16 columns
#1 Column for CG ROM pattern change
Chip size:
Pad pitch:
Chip thickness:
10.23 × 3.11 mm
110 µm (Min.)
D
625 (S1D123
525 (S1D123
D
S1D123**D**B*)
** **AC *,, S1D123
** ** *
**D**E*)
D
A )
1) A1 pad specification (S1D123
Pad size: A 86 µm × 135 µm
B 135 µm × 86 µm
2) Au bump specification (S1D123
D
B )
For reference:
Bump size A 80 µm × 129 µm
B 129 µm × 80 µm
Bump height 22.5 µm
** ** *
** ** *
4–4
EPSON
Rev. 1.9
S1D12300 Series
PAD
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
Rev. 1.9
Name
(NC)
VDD
VSSL
V5
V4
V3
V2
V1
V0
VR
VOUT
CAP2-
CAP2+
CAP1-
Unit: µm
COORDINATES
X
Y
–4793
–1371
–4683
–4572
–4462
–4242
–4132
–4021
–3911
–3691
–3581
–3470
–3360
–3140
–3030
–2919
–2809
–2589
–2479
–2368
–2258
–2021
–1910
–1800
–1690
–1453
–1342
–1232
–1122
–884
–774
–664
–554
–316
–206
–96
14
235
345
455
565
803
913
1023
1133
1354
1464
1574
1684
1905
2015
2125
2235
2473
2583
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
Name
CAP1–
CAP1+
VSSR
VDD
(NC)
(NC)
(NC)
(NC)
VS1
P/S
IF
RES
COMS1
COMS2
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
(NC)
COM 8
COM 9
COM10
COM11
COM12
COM13
COM14
SEGS2
SEGS3
SEGS4
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
SEG 6
SEG 7
SEG 8
SEG 9
COORDINATES
X
Y
2693
–1371
2803
3024
3134
3244
3354
3592
3702
3812
3923
4143
4253
4363
4474
4883
–1343
–1233
–1123
–1013
4929
–902
–186
–76
34
255
365
475
585
696
806
916
1026
1136
4947
1382
4836
4726
4616
4347
4237
4127
4017
3906
3796
3686
3576
3466
3355
3245
3135
3025
2915
2804
2694
2584
2474
2364
4–5
S1D12300
Series
Pad center coordinate
<S1D12300D****>
S1D12300 Series
PAD
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
4–6
Name
SEG10
SEG11
SEG12
SEG13
SEG14
SEG15
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
SEG58
SEG59
SEG60
SEGS4
SEGS5
SEGS6
COORDINATES
X
Y
2253
–1382
2143
2033
1923
1813
1702
1592
1482
1372
1262
1151
1041
931
821
711
600
490
380
270
160
49
–61
–171
–281
–391
–502
–612
–722
–832
–942
–1053
–1163
–1273
–1383
–1493
–1604
–1714
–1824
–1934
–2044
–2155
–2265
–2375
–2485
–2595
–2706
–2816
–2926
–3036
–3146
–3257
–3367
–3477
–3587
PAD
No.
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
Name
COM28
COM27
COM26
COM25
COM24
COM23
COM22
(NC)
COM21
COM20
COM19
COM18
COM17
COM16
COM15
COMS3
SEGS1
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
COORDINATES
X
Y
–3697
1382
–3808
–3918
–4028
–4138
–4248
–4359
–4627
–4738
–4848
–4958
–4940
1136
1026
916
806
696
585
475
365
255
34
–76
–186
–296
–406
–517
–627
–737
–847
–957
–1068
Note 1 : Be sure to connect the pins VSSL and VSSR
outside. They are called VSS in the
following text descriptions.
2 : Set the pins of Nos. 69 to 72 to the floating
state.
EPSON
Rev. 1.9
S1D12300 Series
<S1D12301D****>
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
Rev. 1.9
Name
(NC)
VDD
VSSL
V5
V4
V3
V2
V1
V0
VR
VOUT
CAP2-
CAP2+
CAP1-
COORDINATES
X
Y
–4793
–1371
–4683
–4572
–4462
–4242
–4132
–4021
–3911
–3691
–3581
–3470
–3360
–3140
–3030
–2919
–2809
–2589
–2479
–2368
–2258
–2021
–1910
–1800
–1690
–1453
–1342
–1232
–1122
–884
–774
–664
–554
–316
–206
–96
14
235
345
455
565
803
913
1023
1133
1354
1464
1574
1684
1905
2015
2125
2235
2473
2583
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
Name
CAP1–
CAP1+
VSSR
VDD
(NC)
(NC)
(NC)
(NC)
VS1
P/S
IF
RES
COMS1
COMS2
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
(NC)
COM 8
COM 9
COM10
COM11
COM12
COM13
COM14
SEGS2
SEGS3
SEGS4
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
SEG 6
SEG 7
SEG 8
SEG 9
COORDINATES
X
Y
2693
–1371
2803
3024
3134
3244
3354
3592
3702
3812
3923
4143
4253
4363
4474
4883
–1343
–1233
–1123
–1013
4929
–902
–186
–76
34
255
365
475
585
696
806
916
1026
1136
4947
1382
4836
4726
4616
4347
4237
4127
4017
3906
3796
3686
3576
3466
3355
3245
3135
3025
2915
2804
2694
2584
2474
2364
4–7
S1D12300
Series
PAD
Unit: µm
S1D12300 Series
PAD
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
4–8
Name
SEG10
SEG11
SEG12
SEG13
SEG14
SEG15
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
SEG58
SEG59
SEG60
SEGS4
SEGS5
SEGS6
COORDINATES
X
Y
2253
1382
2143
2033
1923
1813
1702
1592
1482
1372
1262
1151
1041
931
821
711
600
490
380
270
160
49
–61
–171
–281
–391
–502
–612
–722
–832
–942
–1053
–1163
–1273
–1383
–1493
–1604
–1714
–1824
–1934
–2044
–2155
–2265
–2375
–2485
–2595
–2706
–2816
–2926
–3036
–3146
–3257
–3367
–3477
–3587
PAD
No.
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
Name
(NC)
COM21
COM20
COM19
COM18
COM17
COM16
COM15
COMS3
SEGS1
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
COORDINATES
X
Y
–3697
1382
–3808
–3918
–4028
–4138
–4248
–4359
–4627
–4738
–4848
–4958
–4940
1136
1026
916
806
696
585
475
365
255
34
–76
–186
–296
–406
–517
–627
–737
–847
–957
–1068
Note 1 : Be sure to connect the pins VSSL and VSSR
outside. They are called VSS in the
following text descriptions.
2 : Set the pins of Nos. 69 to 72 and 163 to 169
to the floating state.
EPSON
Rev. 1.9
S1D12300 Series
<S1D12302D****>
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
Rev. 1.9
Name
(NC)
VDD
VSSL
V5
V4
V3
V2
V1
V0
VR
VOUT
CAP2-
CAP2+
CAP1-
COORDINATES
X
Y
–4793
–1371
–4683
–4572
–4462
–4242
–4132
–4021
–3911
–3691
–3581
–3470
–3360
–3140
–3030
–2919
–2809
–2589
–2479
–2368
–2258
–2021
–1910
–1800
–1690
–1453
–1342
–1232
–1122
–884
–774
–664
–554
–316
–206
–96
14
235
345
455
565
803
913
1023
1133
1354
1464
1574
1684
1905
2015
2125
2235
2473
2583
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
Name
CAP1–
CAP1+
VSSR
VDD
(NC)
(NC)
(NC)
(NC)
VS1
P/S
IF
RES
COMS1
COMS2
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
(NC)
COM 8
COM 9
COM10
COM11
COM12
COM13
COM14
SEGS2
SEGS3
SEGS4
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
SEG 6
SEG 7
SEG 8
SEG 9
COORDINATES
X
Y
2693
–1371
2803
3024
3134
3244
3354
3592
3702
3812
3923
4143
4253
4363
4474
4883
–1343
–1233
–1123
–1013
4929
–902
–186
–76
34
255
365
475
585
696
806
916
1026
1136
4947
1382
4836
4726
4616
4347
4237
4127
4017
3906
3796
3686
3576
3466
3355
3245
3135
3025
2915
2804
2694
2584
2474
2364
4–9
S1D12300
Series
PAD
Unit: µm
S1D12300 Series
PAD
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
4–10
Name
SEG10
SEG11
SEG12
SEG13
SEG14
SEG15
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
SEG58
SEG59
SEG60
SEGS4
SEGS5
SEGS6
COORDINATES
X
Y
2253
1382
2143
2033
1923
1813
1702
1592
1482
1372
1262
1151
1041
931
821
711
600
490
380
270
160
49
–61
–171
–281
–391
–502
–612
–722
–832
–942
–1053
–1163
–1273
–1383
–1493
–1604
–1714
–1824
–1934
–2044
–2155
–2265
–2375
–2485
–2595
–2706
–2816
–2926
–3036
–3146
–3257
–3367
–3477
–3587
PAD
No.
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
Name
(NC)
COM14
COM13
COM12
COM11
COM10
COM 9
COM 8
COMS3
SEGS1
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
COORDINATES
X
Y
–3697
1382
–3808
–3918
–4028
–4138
–4248
–4359
–4627
–4738
–4848
–4958
–4940
1136
1026
916
806
696
585
475
365
255
34
–76
–186
–296
–406
–517
–627
–737
–847
–957
–1068
Note 1 : Be sure to connect the pins VSSL and VSSR
outside. They are called VSS in the
following text descriptions.
2 : Set the pins of Nos. 69 to 72 and 163 to 169
to the floating state.
EPSON
Rev. 1.9
S1D12300 Series
<S1D12303D****>
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
Rev. 1.9
Name
(NC)
VDD
VSSL
V5
V4
V3
V2
V1
V0
VR
VOUT
CAP2-
CAP2+
CAP1-
COORDINATES
X
Y
–4793
–1371
–4683
–4572
–4462
–4242
–4132
–4021
–3911
–3691
–3581
–3470
–3360
–3140
–3030
–2919
–2809
–2589
–2479
–2368
–2258
–2021
–1910
–1800
–1690
–1453
–1342
–1232
–1122
–884
–774
–664
–554
–316
–206
–96
14
235
345
455
565
803
913
1023
1133
1354
1464
1574
1684
1905
2015
2125
2235
2473
2583
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
Name
CAP1–
CAP1+
VSSR
VDD
(NC)
(NC)
(NC)
(NC)
VS1
P/S
IF
RES
COMS1
COMS2
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
(NC)
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
SEG 6
SEG 7
SEG 8
SEG 9
SEG10
SEG11
SEG12
SEG13
SEG14
SEG15
SEG16
SEG17
SEG18
SEG19
COORDINATES
X
Y
2693
–1371
2803
3024
3134
3244
3354
3592
3702
3812
3923
4143
4253
4363
4474
4883
–1343
–1233
–1123
–1013
4929
–902
–186
–76
34
255
365
475
585
696
806
916
1026
1136
4947
1382
4836
4726
4616
4347
4237
4127
4017
3906
3796
3686
3576
3466
3355
3245
3135
3025
2915
2804
2694
2584
2474
2364
4–11
S1D12300
Series
PAD
Unit: µm
S1D12300 Series
PAD
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
4–12
Name
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
SEG58
SEG59
SEG60
SEG61
SEG62
SEG63
SEG64
SEG65
SEG66
SEG67
SEG68
SEG69
SEG70
SEG71
SEG72
SEG73
COORDINATES
X
Y
2253
1382
2143
2033
1923
1813
1702
1592
1482
1372
1262
1151
1041
931
821
711
600
490
380
270
160
49
–61
–171
–281
–391
–502
–612
–722
–832
–942
–1053
–1163
–1273
–1383
–1493
–1604
–1714
–1824
–1934
–2044
–2155
–2265
–2375
–2485
–2595
–2706
–2816
–2926
–3036
–3146
–3257
–3367
–3477
–3587
PAD
No.
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
Name
SEG74
SEG75
SEG76
SEG77
SEG78
SEG79
SEG80
(NC)
COM14
COM13
COM12
COM11
COM10
COM 9
COM 8
COMS3
SEGS1
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
COORDINATES
X
Y
–3697
1382
–3808
–3918
–4028
–4138
–4248
–4359
–4627
–4738
–4848
–4958
–4940
1136
1026
916
806
696
585
475
365
255
34
–76
–186
–296
–406
–517
–627
–737
–847
–957
–1068
Note 1 : Be sure to connect the pins VSSL and VSSR
outside. They are called VSS in the
following text descriptions.
2 : Set the pins of Nos. 69 to 72 to the floating
state.
EPSON
Rev. 1.9
S1D12300 Series
5. PIN DESCRIPTION
Power Supply Pins
VS1
I/O
Description
Power supply Logic + power pin. Also used as MPU power pin VCC.
Power supply Logic – power pin. Connected to the system GND.
Power supply Multi-level power supply for liquid crystal drive.
The voltage determined in the liquid crystal cell is resistancedivided or impedance-converted by operational amplifier, and the
resultant voltage is applied.
The potential is determined on the basis of VDD and the following
equation must be respected.
VDD = V0 ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5
VDD ≥ VSS ≥ V5 ≥ VOUT
When the built-in power supply is ON, the following voltages are
given to pins V1 to V4 by built-in power circuit:
V1 = 1/5 V5
V2 = 2/5 V5
V3 = 3/5 V5
V4 = 4/5 V5
O
Power supply voltage output pin for oscillating circuit.
Don’t connect this pin to an external load.
No. of Pins
2
2
6
S1D12300
Series
Pin name
VDD
VSS
V0, V1
V2, V3
V4, V5
1
LCD Power Circuit Pins
Pin name
CAP1+
I/O
O
CAP1–
O
CAP2+
O
CAP2–
O
VOUT
O
VR
I
Rev. 1.9
Description
Capacitor positive side connecting pin for boosting.
This pin connects the capacitor with pin CAP1–.
Capacitor negative side connecting pin for boosting.
This pin connects a capacitor with pin CAP+.
Capacitor positive side connecting pin for boosting.
This pin connects a capacitor with pin CAP2–.
Capacitor negative side connecting pin for boosting.
This pin connects a capacitor with pin CAP2+.
Output pin for boosting. This pin connects a smoothing capacitor
with VSS pin.
Voltage regulating pin. This pin gives a voltage between VDD and
V5 by resistance-division of voltage.
EPSON
No. of Pins
1
1
1
1
1
1
4–13
S1D12300 Series
Pins for System Bus Connection
Pin name
D7 (SI)
D6 (SCL)
D5 to D0
I/O
I
Description
No. of Pins
8-bit input data bus. These pins are connected to a 8-bit or 16-bit
8
standard MPU data bus.
When P/S = LOW, the D7 and D6 pins are operated as a serial data
input and a serial clock input respectively.
P/S
LOW
HIGH
A0
I
RES
I
CS
I
WR
I
(E)
P/S
I
4–14
I
D6 D5 to D0
SCL
—
D6 D5 to D0
CS
CS
CS
A0
A0
A0
When P/S = LOW, be sure to fix D5 to D0 to HIGH or LOW.
Usually, this pin connects the least significant bit of the MPU address
bus and identifies a data command.
0 : Indicates that D0 to D7 are a command.
1 : Indicates that D0 to D7 are display data.
In case of a 68 series MPU, initialization can be performed by
changing RES
. In case of an 80 series MPU,
initialization can be performed by changing
.
A reset operation is performed by edge sensing of the RES signal.
An interface type for the 68/80 series MPU is selected by input level
after initialization.
LOW : 68 series MPU interface
HIGH : 80 series MPU interface
Chip select signal. Usually, this pin inputs the signal obtained by
decoding an address bus signal. At the LOW level, this pin is
enabled.
<When connecting an 80 series MPU>
Active LOW. This pin connects the WR signal of the 80 series
MPU. The signal on the data bus is fetched at the rise of the WR
signal.
When P/S = LOW, be sure to fix the WR signal to HIGH or LOW.
<When connecting a 68 series MPU>
Active HIGH. This pin becomes an enable clock input of the 68
series MPU.
This pin switches between serial data input and parallel data input.
P/S
HIGH
LOW
IF
D7
SI
D7
Chip Select Data/Command
CS
A0
CS
A0
Data
D0 to D7
SI
Interface data length select pin for parallel data input.
HIGH: 8-bit parallel input
LOW: 4-bit parallel input
When P/S = LOW, connect this pin to VDD or VSS.
EPSON
1
1
1
1
1
Serial Clock
–
SCL
1
Rev. 1.9
S1D12300 Series
Liquid Crystal Drive Circuit Signals
S1D12300, S1D12301, S1D12302
Pin name
COM1 to
COM28
I/O
Description
No. of Pins
Common signal output pin (for characters)
28
COMS1 to
CMOS3
O
Common signal output pin (except for characters)
CMOS1: Common output for static drive. In the standby mode
only, a VSS amplitude is output.
CMOS2, CMOS3: Common output for symbol display
3
SEG1 to
SEG60
O
Segment signal output pin (for characters)
60
O
Segment signal output pin (except for characters)
SEGS1: Segment output for static drive. In the standby
mode only, a VSS amplitude is output.
SEGS2, SEGS6: Segment output for signal output
7
SEGS1 to
SEGS6
S1D12300
Series
O
S1D12303
Pin name
COM1 to
COM14
I/O
Description
No. of Pins
O
Common signal output pin (for characters)
14
COMS1 to
CMOS3
O
Common signal output pin (except for characters)
CMOS1: Common output for static drive. In the standby mode
only, a VSS amplitude is output.
CMOS2, CMOS3: Common output for symbol display
3
SEG1 to
SEG80
O
Segment signal output pin (for characters)
80
O
Segment signal output pin (except for characters)
SEGS1: Segment output for static drive. In the standby
mode only, a VSS amplitude is output.
1
SEGS1
Rev. 1.9
EPSON
4–15
S1D12300 Series
6. FUNCTIONAL DESCRIPTION
MPU Interface
Selection of interface type
In the S1D12300 Series, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting
HIGH or LOW as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.
Table 1
P/S
HIGH
LOW
Type
Parallel Input
Serial Input
CS
CS
CS
A0
A0
A0
WR
WR
—
SI
—
SI
SCL
—
SCL
D0 to D7
D0 to D7
—
Parallel Input
In the S1D12300 Series, when parallel input is selected (P/S = HIGH), it can be directly connected to the 80 series MPU
bus or 68 series MPU bus, as shown in Table 2, if either HIGH or LOW is selected as RES pin polarity after a reset input,
because the RES pin has an MPU select function.
Selection between 8 bits and 4 bits is performed by command.
Table 2
RES input polarity
active
active
Type
68 series
80 series
A0
A0
A0
WR
E
WR
CS
CS
CS
D0 to D7
D0 to D7
D0 to D7
Interface with 4-bit MPU interface
When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.
CS
WR
D7 to D4
Upper (D7 to D4)
Lower (D3 to D0)
Note: When performing writing in succession, reverse a time exceeding the system cycle time (tcyc) and then
perform writing.
Serial interface (P/S = LOW)
The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled
in the ship selected status (CS = LOW).
When no chip is selected, the shift register and counter are reset to the initial status.
Serial data is input in the order of D7, D6 .... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL).
At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed.
The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = HIGH,
it is regarded as display data. When A0 = LOW, it is regarded as a command.
The A0 input is read in and identified at the rise of the 8 x n-th clock of Serial Clock (SCL) after chip selection.
Fig. 1 shows a timing chart of the serial interface.
Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length.
We recommend the user to perform an operation check with a real machine.
We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.
4–16
EPSON
Rev. 1.9
S1D12300 Series
CS
D7
S1
SCL
1
D6
2
D5
3
D4
4
D3
5
D2
6
D1
7
D0
8
D7
9
A0
Fig. 1
Identification of data bus signals
The S1D12300 series identifies data bus signals, as shown in Table 3, by combinations of A0 and WR (E).
Common
A0
1
0
68 series
E
1
1
80 series
WR
0
0
S1D12300
Series
Table 3
Function
Writing to RAM and symbol register
Writing to internal register (command)
Chip select
The S1D12300 series has a chip select pin (CS). Only when CS = LOW, MPU interfacing is enabled.
In any status other than Chip Select, D0 to D7 and A0, WR, SI and SCL inputs are invalidated. When a serial input interface
is selected, the shift register and counter are reset.
However, the Reset signal is input regardless of the CS status.
Power Circuit
This is a low-power-consumption power circuit that generates a voltage required for liquid crystal drive.
The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.
The power circuit incorporated in the S1D12300 Series is set for a small-scale liquid crystal panel, so that its display quality
may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity.
In this case, an external power supply must be used.
A power circuit function can be selected by power control command. With this, an external power supply and a part of
the internal power supply can be used together.
Note 1
Note 2
Note 3
Boosting
circuit
●
×
×
×
Voltage regulating circuit
●
●
×
×
Voltage
follower
●
●
●
×
External
voltage input
—
VOUT
V5 = VOUT
V1, V2, V3, V4, V5
Boosting
system pin
OPEN
OPEN
OPEN
Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open
and give a liquid crystal drive voltage to the VOUT pin from the outside.
Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins
open, connect between the V5 pin and VOUT pin, and give a liquid crystal drive voltage from the outside.
Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V1, V2, V3, V4 and
V5 from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and VOUT pins open.
Rev. 1.9
EPSON
4–17
S1D12300 Series
Triple boosting circuit
When a capacitor is connected between CAP1+ and
CAP1-, between CAP2+ and CAP2-, and between VSS
pin and VOUT pin respectively, the potential between the
VDD pin and VSS pin is boosted triple and output to the
VOUT pin. In case of double boosting, remove the
capacitor between CAP2+ and CAP2- in connection for
triple boosting operation and strap between CAP2- and
VOUT pin. Then, a double boosted output can be obtained
from the VOUT pin (CAP2-).
The boosting circuit uses a signal from the oscillator
output.
Accordingly, it is necessary that the oscillating circuit
must be in operation. The potential relationship of
boosting is shown below.
(VCC =+3V) VDD =0V
VDD =0V
(GND) VSS =-3V
VSS =-3V
VOUT =2VSS =-6V
VOUT=3V SS=-9V
Potential during double boosting
Potential during triple boosting
Voltage regulating circuit
The voltage regulation circuit regulates the boosted
voltage developed at Vout. It outputs the regulated LCD
driving voltage at the V5 terminal. An internal resistor
can be inserted into the regulation circuit feedback loop
providing the following voltage levels at the V5 terminal.
When V5 is required to be different than the above case,
leave the internal feedback resistor out of the circuit. V5
can be regulated within a range of |V5|<|VOUT|. It may be
calculated by the following formula:
The voltage regulator circuit carries a temperature gradient of about -0.17%/ °C under VREG outputs (standard
specification), about -0.04%/°C (option). When any other
temperature gradient is required, connect a thermistor in
series to the output voltage regulating register.
Since the VR terminal has a high input impedance, it is
necessary to take noise suppression measures such as
shortening the input wiring and shielding the wiring run.
V0
V5 = (1 + Rb) • VREG ..............................
Ra
VDD
1
V REG
Wherein, VREG is the constant voltage source inside the
S1D12300 Series and the voltage is constant at VREG =
3.1V. The voltage regulation VREG = 2.1V (TYP.) in
option 1, and VREG = VSS in option 2. Voltage regulation
of the V5 output is accomplished by connecting a variable resistor between VR, VDD and V5. For fine adjustment of the V5 voltage, use a combination of fixed
resistors R1 and R3 and a variable resistor R2.
VR
Ra
R1
Setting:
4–18
V5
-
Rb
R2
R3
V5 = –6 to –8V
R1+R2+R3 = 8V/5µA = 1.6MΩ
8V = (1+Rb/Ra) 3.0V Rb/Ra = 1.67
6V = (1+Rb/Ra) 3.0V Rb/Ra = 1



Example 1:
Condition: I(R1, R2, R3) ≤ 5µA
+
 R1 = 600KΩ
....  R2 = 200KΩ
 R3 = 800KΩ
EPSON
Rev. 1.9
S1D12300 Series
● Voltage Regulation Circuit Using Electronic Contrast
Control Register
The contrast control register controls the liquid crystal
driving voltage (V5). This is accomplished by an electronic volume control register set command that adjusts
the contrast of the liquid crystal display (see section 122).
The commands provide 4-bits of voltage level data to the
electronic volume control register. This provides for the
selection of 16 different voltage levels for the liquid
crystal driving voltage. When using the electronic volume control function, it is necessary to close the voltage
regulation circuit using electronic control commands.
For reference information, when the electronic volume
control registor value is at (1, 1, 1, 1), the constant current
value becomes: IREF = 3.65uA.
[An exemplary constant setting when the electronic volume control function is being used]
V0
VDD
+ Rc =
2
Ra
Ra × RI
Ra + RI
VREG
IREF
+
V5
VR
RI = VR
IREF
Rb
Fig. 9
(1)
Determining the V5 voltage setting range by the electronic volume control
Liquid crystal driving voltage V5: max. -6V ~ min. -8V
V5 variable voltage range: 2V
(2)
Determining the Rb
Rb = V5 variable voltage range/ IREF (IREF = 3.65µA Constant current)
= 2V/3.65µA
= 548KΩ
(3)
Determining the Ra
Ra =
=
VREG
(Use absolute values for VREG and V5 voltage settings.)
(V5 voltage setting max - VREG) / Rb
3.1V
(6V - 3.1V) / 548KΩ
= 585KΩ
(4)
Regulating the Ra
Set the electronic volume control register to (D3, D2, D1, D0) = (1, 0, 0, 0) or (0, 1, 1, 1) before matching the Ra
value to the optimum contrast.
Since IREF is a simplified constant voltage source, fluctuations upto ± 40% must be taken into consideration, as a
dispersion range during manufacture. Meanwhile, the temperature dependency of IREF is: ∆ IREF = -0.037µA/°C.
Determine the Ra and Rb for the using LCD panel in consideration of the above dispersion and the variation by the
temperature.
When using the electronic volume control function, in order to compensate the V5 voltage for dispersion of VREG
and IREF, use a variable registor as Ra and perform optimum contrast adjustment according to the above item (4) with
each IC chip.
When the electronic volume control function is not being used, set the electronic volume control register to (0, 0,
0, 0) using the RES signal or the electronic volume control register setting command.
Rev. 1.9
EPSON
4–19
S1D12300
Series
V5 = (1 + Rb ) • VREG .............................
Rc
S1D12300 Series
Liquid crystal voltage generating circuit
The V5 potential is resistance-divided inside the IC so
that V1, V2, V3 and V4 potentials are generated for liquid
crystal drive.
Furthermore, the V1, V2, V3 and V4 are impedanceconverted by voltage follower and the then supplied to
the liquid crystal drive circuit.
The liquid crystal drive voltage is fixed to 1/5 bias.
As shown in the diagrams below, the capacitor (C2) for
voltage stabilization must be externally connected to the
V1 to V5 pins of liquid crystal power pins.
When a built-in power supply is used
Under a triple boosting
S1D123
VSS
C1
C1
C1
The diagram under a double boosting
**D****
S1D123
VSS
CAP1+
CAP1–
C1
CAP2+
CAP2–
VOUT
R3
V5
VR
R2
V5
VR
R2
R1
C2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
C1
R3
**D****
R1
VDD, V0
VDD, V0
V1
V2
V3
V4
V5
V1
V2
V3
V4
V5
C2
When an external power regulator is used
(The built-in power regulator is not used)
S1D123
VSS
C1
External
power
regulator
C1
C1
**D****
S1D123
VSS
CAP1+
CAP1–
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
CAP2+
CAP2–
VOUT
C2
V5
External
power
regulator
VR
C2
VR
VDD, V0
V1
V2
V3
V4
V5
V1
V2
V3
V4
V5
Reference setting values: C1: 0.1 - 4.7 µF
C2: 0.1 µF
4–20
V5
VDD, V0
C2
**D****
We recommend the user to set the optimum values to capacitors C1
and C2 according to the panel size watching the liquid crystal display
and drive waveforms.
EPSON
Rev. 1.9
When a built-in power supply is not used
S1D123
VSS
ecuted, the sleep mode is set. This mode permits reducing current consumption nearly to the static current
value.
1. Liquid crystal display output
COM1 ~ COM28, COMS2, COMS3 : VDD level
SEG1 ~ SEG60, SEGS2 ~ SEGS6 : VDD level
COMS1 ~ SEGS1
: VDD level
2. DD RAM, CG RAM and symbol register
Written contents do not change and are stored regardless of whether the sleep mode is turned on or
off.
3. In the operation mode, the status precedent to execution of the sleep mode is held. All the internal circuits
stops.
4. Power circuit and oscillating circuit
Turn off the built-in power supply and oscillating
circuit by power save command and power control
command.
**D****
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
V5
VR
VDD
External
power
supply
V1
V2
V3
V4
V5
Reset Circuit
When the RES input goes active, this LSI enters the
initialization status.
Low Power Consumption Mode
The S1D12300 Series is provided with the standby mode
and sleep mode with the object of low power consumption when the unit is in the standby state.
T Standby Mode
The standby mode is turned on and off by power save
command.
In the standby mode only, static display is enabled by
CMOS1 and SEGS1.
1. Liquid crystal display output
COM1 ~ COM28, COMS2, COMS3 : VDD level
SEG1 ~ SEG60, SEGS2 ~ SEGS6 : VDD level
COMS1, SEGS1
: Lighting is
enabled by
static drive.
Perform display control using CMOS1 and SEGS1
by static display control command.
2. DD RAM, CG RAM and symbol register
Written contents do not change and are stored regardless of whether the standby mode is turned on or
off.
3. In the operation mode, the status precedent to execution of the standby mode is held.
The internal circuit for dynamic display output stops.
4. Oscillating circuit
For static display, the oscillating circuit must be ON.
T Sleep Mode
After the power circuit and oscillating circuit are turned
off by command and the power save command is ex-
Rev. 1.9
T Initialization status
1. Static display control
SD0, SD1 = 0 : Display OFF
2. Display ON/OFF control
C
= 0 : Cursor OFF
B
= 0 : Blink OFF
DC
= 0 : Double cursor OFF
D
= 0 : Display OFF
3. Power save
O
= 0 : Oscillating circuit OFF
PS
= 0 : Power save OFF
4. Power control
VC
= 0 : Voltage regulating circuit OFF
VF
= 0 : Voltage follower OFF
P
= 0 : Boosting circuit OFF
5. System set
CG
= 0 : Not use of CG RAM
As described in 6.1 MPU Interface, the RES pin is
connected to the MPU reset pin and performs initialization concurrently with the MPU.
Regarding the reset signal, a pulse of at least 10 µs or
more active level must be input as described in 9. DC
Characteristics. Usually, the operation status is started in
1 µs from the edge of the RES signal.
In the S1D12300 Series where the built-in liquid crystal
power circuit is not used, the RES input must be active
when the external liquid crystal power supply is turned
on.
After the RES pin goes active, each register is cleared and
set to the above set status.
Unless initialization is performed by the RES pin when
a power supply voltage is applied, the clear disable status
may be provided.
EPSON
4–21
S1D12300
Series
S1D12300 Series
S1D12300 Series
7. COMMANDS
(3)
Table 4 shows a command list. In the S1D12300 Series,
each data bus signal is identified by a combination of A0
and WR (E).
Command interpretation and execution are performed by
only internal timing. This permits high-speed processing.
Note: Control the symbols that are driven by COMS1
and SEGS1, by the Static Display Control
command.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 0 1 1 C B DC D
• Outline of Commands
Command type
Command name
Display control
instruction
Cursor Home
Static Display Control
Display ON/OFF Control
Power control
Power Save
Power Control
Electronic Volume
Register Set
Address control Address Set
instruction
Data input
Data Write
instruction
A0
WR
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
D
=0
1
: Display OFF
: Display ON
DC
=0
1
: Double cursor OFF
: Double cursor ON
B
= 0 : Cursor blink OFF
1 : Cursor blink ON
In the blink state, display characters in normal
video and display characters in monochrome reverse video are displayed alternately.
The repetition cycle of alternate display is about 1
second.
The execution time of each instruction is determined by
the internal processing time of the S1D12300 Series.
Accordingly, to execute instructions in succession, reserve a time exceeding the cycle time (tcyc) and execute
the next instruction.
• Outline of Commands
(1) Cursor Home
This command presets the address counter to 30H.
When the cursor is displayed, this command moves
it to column 1 of line 1.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 0 0 1 * * * *
* : Don't Care
(2)
Display ON/OFF Control
This command performs display and cursor setting.
Static Display Control
This command selects display or non-display of
static display symbol, and blink ON or OFF. This
command is effective in the standby mode only.
C
=0
1
: Non-display of cursor
: Display of cursor
The relationship between C and B registers and
cursor display is shown in the following table.
C
0
0
1
B
0
1
0
1
1
Cursor display
Non-display
Non-display
Display in monochrome reverse
video
Alternate display of display charac
ters in normal video and display
characters in monochrome reverse
video
The cursor display position corresponds to the
position indicated by address counter.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 0 1 0 * * SD1 SD0
∗ : Don't Care
Accordingly, to move the cursor, change the address counter value by the RAM Address Set
command or auto increment by writing RAM data.
SD1, SD2 = 0, 0
0, 1
SD1, SD2 = 1, 0
1, 1
If the address counter is set at the symbol register
position with (C, B) = (1, 0), symbols can be caused
to blink selectively.
4–22
: Display OFF
: Blink (1 to 2 Hz)
: Blink (3 to 4 Hz)
: All Display ON
EPSON
Rev. 1.9
S1D12300 Series
Power Save
This command is used to control the oscillating
circuit and set and reset the standby mode or sleep
mode.
(7)
Electronic Volume Register Set
This command controls the liquid crystal driving
voltage V5 output from the voltage regulating circuit of the built-in liquid crystal power supply,
thereby adjusting the gradation of liquid crystal
display.
When data is set in the 4-bit register, the liquid
crystal driving voltage can take one of 16 voltage
states.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 1 0 0 * * O PS
∗ : Don't Care
PS
=0
1
: Power save OFF (reset)
: Power save ON (set)
O
=0
: Oscillating circuit OFF (stop of
oscillation)
: Oscillating circuit ON (oscilla
tion)
1
(5)
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 1 1 1 MSB * * LSB
Hex Code
70H ~7FH
MSB
0
.
0
1
1
Power Control
This command is used to control the operation of
the built-in power circuit.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 1 0 1 0 VC VF P
P
=0
1
: Boosting circuit OFF
: Boosting circuit ON
(8)
RAM Address Set
This command sets addresses to write data into the
DD RAM, CG RAM and symbol register in the
address counter.
When the cursor is displayed, the cursor is displayed at the display position corresponding to the
DDRAM address set by this command.
VF
=0
1
: Voltage follower OFF
: Voltage follower ON
VC
=0
1
: Voltage regulating circuit OFF
: Voltage regulating circuit ON
System Set
This command set the use or non-use of display
lines and CG RAM.
Execute this command first after turning on the
power supply or after resetting.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0 1 0 0 N2 N1 * PS
∗ : Don't Care
CG
= 0 : Non-use of CG RAM
1 : Use of CG RAM
N2
N1
0
0 : 2 lines
0
1 : 3 lines
1
0 : 4 lines
Rev. 1.9
LSB | V5 | | IREF |
0
Small 0.0 µA
:
:
:
. :
:
:
1
1
Large About 3.65 µA
When the electronic volume function is not used,
set (A3, A2, A1, A0) = (0, 0, 0, 0).
Note: To operate the boosting circuit of the
S1D12300 Series, the oscillating circuit
must be in operation.
(6)
.
0
EPSON
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
1
ADDRESS
1
2
The settable address length is ADDRESS = 00H to
7FH.
Before writing data into the RAM, set the data
write address by this command. Next, when data is
written in succession, the address is automatically
incremented.
4–23
S1D12300
Series
(4)
S1D12300 Series
RAM Map (S1D12300, S1D12301, S1D12302)
00H
10H
20H
30H
40H
50H
60H
70H
1
2
3
4
5
C G R A M (0 0 H)
C G R A M (0 2 H)
6
7
8
–
–
Unused
DDRAM line 1
DDRAM line 2
DDRAM line 3
DDRAM line 4
Symbol register
9
A
B
C
D
C G R A M (0 1 H)
C G R A M (0 3 H)
For signals
E
F
–
–
Unused
"
"
"
"
-------------
0
–
: Unused
For signals : Output from SEGS2 to SEGS6.
RAM Map (S1D12303)
0
00H
10H
20H
30H
40H
50H
60H
70H
1
2
3
4
5
C G R A M (0 0 H)
C G R A M (0 2 H)
6
7
8
9
A
B
C
D
–
C G R A M (0 1 H)
–
C G R A M (0 3 H)
Unused
DDRAM line 1
DDRAM line 2
DDRAM line 3
DDRAM line 4
Symbol register
E
F
–
–
–: Unused
(9)
Data Write
RAM Address Set
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
1 0
DATA
1
2
This command writes data into the DD RAM, CG
RAM or symbol register.
After this command is executed, the address counter is automatically incremented by 1. This permits
writing data in succession.
<Example of Data Writing>
The following is an example of writing one-line
data into the DD RAM in succession.
Data Writing
NO
One Line Completed?
YES
4–24
EPSON
Note: When executing
instructions in
succession, reserve a
time exceeding tCYC
and execute the next
instruction.
Rev. 1.9
S1D12300 Series
Table 4 S1D12300 Series Command List
Code
Function
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
(1) Cursor Home
0
0
0
0
0
1
*
*
(2) Static Display
Control
0
0
0
0
1
0
*
* SD1 Sets the display mode of static display symbol
SD0 SD1, SD0 = 0, 0 (display OFF), 0, 1 (1 - 2 Hz blink),
1, 0 ( 3 4 Hz blink), 1, 1 (all display ON)
(3) Display ON/OFF 0
Control
0
0
0
1
1 C B DC D Sets cursor ON/OFF (C), cursor blink ON//OFF (B),
double cursor ON/OFF (DC) and display ON/OFF
(D).
C = 1 (cursor ON) 0 (cursor OFF), B =1 (blink ON)
0 (blink OFF) DC = 1 (double cursor ON)
0 (double cursor OFF), D = 1 (display ON)
D = 0 (display OFF)
(4) Power Save
0
0
0
1
0
0
*
(5) Power Control
0
0
0
1
0
1
0 VC VF P Sets voltage regulating circuit ON/OFF and
boosting circuit ON/OFF (P).
VC = 1 (voltage regulating circuit ON) 0 (voltage
regulating circuit OFF) VF = 1 (voltage follower
ON) 0 (voltage follower OFF), P = 1 (boosting
circuit ON) 0 (boosting circuit OFF)
(6) System Set
0
0
0
1
1
0 N2 N1 * CG Sets the use or non-use of CG RAM and display
lines (N2, N1).
CG = 1 (use of CG RAM) 0 (non-use of CG RAM),
N2, N1 = 0, 0 (2 lines) 0, 1 (3 lines) 1, 0 (4 lines)
(7) Electronic Volume 0
Register
0
0
1
1
1 MSB
(8) RAM Address Set 0
0
1
ADDRESS
(9) RAM Write
1
0
(10) NOP
0
0
0
0
0
0
0
0
0
0 Non-operation command
(11) Test Mode
0
0
0
0
0
0
1
0
1
0 Command for IC chip test. Don’t use this command.
Rev. 1.9
*
*
* Moves the cursor to the home position.
0 PS Sets power save ON/OFF (PS) and oscillating
circuit ON/OFF (0).
PS = 1 (power save ON) 0 (power save OFF),
0 = 1 (oscillating circuit ON) 0 (oscillating circuit
OFF)
LSB Sets the electronic volume register value.
Sets the DD RAM, CG RAM or symbol register
address.
DATA
Writes data into the DD RAM, CG RAM or
symbol register address.
EPSON
4–25
S1D12300
Series
Command
S1D12300 Series
8. CHARACTER GENERATOR
Character Generator ROM (CG ROM)
The CG ROM of the S1D12300 Series is a mask ROM
and compatible with the user-dedicated CG ROM. Please
ask us for further information of it.
The S1D12300 Series is provided with a character generator ROM consisting of a up to 256-type characters.
Each character size is 5 × 7 dots.
Regarding changed CG ROM, it is defined in product
name as follows:
Table 5 shows a character code table of the S1D12300
Series.
The 4 characters of character codes 00H to 03H are set by
the System Set command to specify for which of CG
ROM and CG RAM they are to be used.
4–26
(Example) S1D12300D00B
↑
Digit for CG ROM
pattern change
EPSON
*
Rev. 1.9
S1D12300 Series
S1D123**D10**
Table 5
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
S1D12300
Series
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
Rev. 1.9
EPSON
4–27
S1D12300 Series
S1D123**D11**
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
4–28
EPSON
Rev. 1.9
S1D12300 Series
S1D123**D16**
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
S1D12300
Series
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
Rev. 1.9
EPSON
4–29
S1D12300 Series
Character Generator RAM (CG RAM)
The S1D12300 Series is provided with a CG RAM that permits user-programming character patterns so that they can be
displayed with a high degree of freedom for signal display.
Before using the CG RAM, select the use of CG RAM by the System Set command.
The capacity of the CG RAM is 140 bits and arbitrary patterns of 4 types consisting of 5 × 7 dots can be registered.
The relationship among CG RAM patterns, CG RAM addresses, and character codes is shown below.
Character code
RAM address
00H
02H
00H to 06H
10H to 16H
01H
03H
08H to 0EH
18H to 1EH
0
1
2
3
4
5
6
8
9
A
B
C
D
E
CGRAM data (character pattern)
D7
D0
0
1
1
1
1
* * *
* * * 1 0 0 0 0
* * * 1 0 0 0 0
* * * 0 1 1 1 1
* * * 0 0 0 0 1
* * * 0 0 0 0 1
* * * 1 1 1 1 0
* * * 0 0 1 0 0
* * * 0 0 1 0 0
* * * 0 1 1 1 0
* * * 0 1 1 1 0
* * * 0 1 1 1 0
* * * 1 1 1 1 1
* * * 1 1 1 1 1
Unused
4–30
EPSON
Display
Character data
1: Display
0: Non-display
Rev. 1.9
S1D12300 Series
Symbol Register
The S1D12300 Series is provided with a symbol register that permits displaying each symbol so that symbol display may
be performed on the screen.
The capacity of the symbol register is 64 bits. In case of 12 digits, 48 symbols can be displayed. In case of 16 digits, 64
symbols can be displayed.
The relationship among symbol register display patterns, RAM addresses and write data is shown below.
(1)
S1D12300, S1D12301, S1D12302
B
S1D12300
Series
1
Symbol
25
1
2
23
24
26
51
27
28
49
50
52
COMS2
COMS3
SEGS3
SEG2 SEG4
Rev. 1.9
SEGS5
Symbol Bits
RAM address
70H to 7CH
SEG57 SEG59
D7
0
1
:
B
C
* * *
* * *
* * *
* * *
EPSON
D0
27
29
1
3
:
49 23
51 25
28
30
2
4
*
*
50 24
52 26
*
*
Bit
1: Display
0: Not display
4–31
S1D12300 Series
(2)
S1D12303
1
2
Symbol
1
2
E
3
4
31
32
35
36
63
64
COMS2
COMS3
33
34
SEG2 SEG4
RAM address
70H to 7FH
Notes
4–32
SEG7 SEG9
SEG77 SEG79
Symbol Bits
D7 D6 D5 D4 D3 D2
0 * * * 33 1 34
1 * * * 35 3 36
:
:
E * * * 61 29 62
F * * * 63 31 64
D1 D0 Bit
2 * 1: Display
4 * 0: Not display
30
32
*
*
1: If the symbol segment size is 1.5 times or more
greater than the other dots, it is recommended to be
divided into COMS2 and COMS3 and driven
separately.
2: The segments other than symbol display must not be
crossed through COMS2 or COMS3. The COMS3
symbol register must be set to all zeros if crossing.
EPSON
Rev. 1.9
S1D12300 Series
Item
Symbol
Standard value
Unit
Power supply voltage (1)
VSS
–6.0 to +0.3
V
Power supply voltage (2)
V5
–12.0 to +0.3
V
Power supply voltage (3)
V1, V2, V3, V4
V5 to +0.3
V
Input voltage
VIN
VSS–0.3 to +0.3
V
Output voltage
VO
VSS–0.3 to +0.3
V
Operating temperature
Topr
–30 to +85
°C
–55 to +100
°C
Storage temperature
TCP
Bare chip
Tstr
(VCC) VDD
–65 to +125
S1D12300
Series
9. ABSOLUTE MAXIMUM RATINGS
VDD
(GND) VSS
V5
Notes: 1. All the voltage values are based on VDD = 0 V.
2. For voltages of V1, V2, V3 and V4, keep the condition of VDD ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5 and VDD ≥ VSS
≥ V5 ≥ VOUT at all times.
3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction.
In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the
LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the
reliability of the LSI.
Rev. 1.9
EPSON
4–33
S1D12300 Series
10. DC CHARACTERISTICS
VDD = 0 V, VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified.
Item
Symbol
Condition
min
Recommended
–3.6
operation
VSS
Operable
–5.5
Recommended
–8.0
operation
V5
Operable
–11.0
Operable
V1, V2
0.6×V5
Operable
V3, V4
VDD
HIGH-level input voltage
VIHC
0.2×VSS
LOW-level input voltage
VILC
VSS
Input leakage current
ILI
VIN = VDD or VSS –1.0
LC driver ON resistance
RON Ta=25°C
V5=–7.0V
∆V=0.1V
Static current consumption
IDDQ
Dynamic current
IDD
Display state
V5 = –7 V without load
consumption
Standby state Oscillation ON,
Power OFF
Sleep state
Oscillation OFF,
Power OFF
Access state
fcyc=200KHz
Frame frequency
fFR
Ta=25°C
VSS=–3.0V
70
Input pin capacity
CIN
Ta=25°C
f=1MHz
Power
supply
voltage (1)
Power
supply
voltage (2)
Reset time
Reset pulse width
Reset start time
Built-in power supply
Input voltage
Booster output voltage
Voltage follower
operating voltage
Reference voltage
(standard)
Reference voltage
(option 1)
Reference voltage
(option 2)
tR
Double boosting state
Triple boosting state
–2.4
–5.0
1.0
20
0.1
100
5.0
Unit Applicable pin
V VSS
V
–4.5
VDD
V
0.4×V5 V
VDD
V
0.8×VSS V
µA
*3
40
KΩ
*1
V5
*2
V1, V2
V3, V4
*3
*3
5.0
100
20
µA
µA
µA
COM,SEG
*4
VDD
VDD *5
VDD *6
5
µA
VDD
500
130
8.0
µA
Hz
pF
VDD *7
*11
*3
µs
µs
ns
–2.4
V
V
–4.5
V
*8
*9
*9
*10
VOUT
Ta = 25°C
–3.5
–3.1
–2.7
V
*12
VREG(VS1) Ta = 25°C
–2.4
–2.1
–1.8
V
*12
VREG(VSS) Ta = 25°C
VSS
VSS
VSS
V
*12
*1: A wide operating voltage range is guaranteed but an
abrupt voltage variation in the access status of the
MPU is not guaranteed.
*2: The operating voltage range is applicable to the case
where an external power supply is used.
*3: D0 ~ D5, D6 (SCL), D7 (SI), A0, RES, CS WR (E),
P/S, IF
4–34
–3.0
–3.6
–7.2
–10.8
–11.0
V5
VREG
max
–2.4
1.0
10
50
tRW
tRES
VSS
VOUT
typ
–3.0
*4: This is a resistance value when a voltage of 0.1 V is
applied between output pin SEGn, SEGSn, COMn or
COMSn, and each power pin (V1, V2, V3 or V4). It
is specified in the range of operating voltage (2).
RON = 0.1 V / ∆I
(∆I: Current flowing when 0.1 V is applied
between the power and
output)
EPSON
Rev. 1.9
S1D12300 Series
*11: The fOSC frequency of the oscillator circuit for
internal circuit drive may differ from the fBST boosting clock on some models. The following provides
the relationship between the fOSC frequency, fBST
boosting clock, and fFR frame frequency.
fOSC = (No. of digits) × (1/Duty) × fFR
fBST = (1/2) × (1/No. of digits) × fOSC
Example: The S1D12300 has 13 digits of display
and 1/30 duty.
fOSC = 13 × 30 × 100 = 39 kHz
fBST = (1/2) × (1/13) × 39 K = 1.5 kHz
*6: This is applicable to the case where the built-in power
circuit is OFF and the oscillating circuit is in operation in the standby mode.
*7: Current consumption when data is always written by
fcyc.
The current consumption in the access state is almost
proportional to the access frequency (fcyc).
When no access is made, only IDD (I) occurs.
*8:
tR (reset time) indicates the internal circuit reset
completion time from the edge of the RES signal.
Accordingly, the S1D123
usually enters the operating state after tR.
**
*9: Specifies the minimum pulse width of the RES
signal. It is reset when a signal having the pulse
width greater than tRW is entered.
*12: The VREG reference voltage has the temperature
characteristics of approximately –0.17%/°C (standard specifications). An optional model having the
temperature characteristics of approximately
–0.04%/°C is also available. The voltage of power
supply terminal VSS can be selected as the reference
power supply as an option without using the reference voltage inside the IC. In this case, however, a
regulator is used for the external power supply (VDD
– VSS). The voltage accuracy of V5 depends on that
of the regulator used. The CGROM modification
rules apply to the optional models.
*10:When operating the boosting circuit, the power
supply VSS must be used within the input voltage
range.
VDD
Power Supply
–2.4 V
VSS
tRES
VDD
RES
VSS
tRW
tR
All signal timings are based on 20% and 80% of VSS signals.
Rev. 1.9
EPSON
4–35
S1D12300
Series
*5: Applied if not accessed by the MPU during character
display and if the built-in power circuit and oscillator
are operation.
Display character :
S1D12300 Series
11. TIMING CHARACTERISTICS
(1)
System Bus Write Characteristic I (80 series MPU)
tAH8
A0, CS
tAW8
tCYC8
tCC
WR
tDS8
tDH8
D0 to D7
Item
Address hold time
Address setup time
System cycle time
Control pulse width (Write)
Data setup time
Data hold time
[VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Signal
Symbol
Min.
Max.
Unit
condition
A0, CS
t AH8
30
ns
t AW8
60
ns
WR
t CYC8
VSS = –3.0
500
ns
–2.7
550
–2.4
650
t CC
VSS = –3.0
100
ns
–2.7
120
–2.4
150
D0 to D7
t DS8
100
ns
t DH8
50
ns
*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.
*2: Every timing is specified on the basis of 20% and 80% of VSS.
*3: For A0 and CS, the same time is not required. Input signals so that A0 and CS may satisfy tAW8 and tAH8 respectively.
4–36
EPSON
Rev. 1.9
S1D12300 Series
(2)
System Bus Write Characteristic II (68 series MPU)
tCYC6
E
tAW6
tEW
tAH6
tDS6
tDH6
D0 to D7
Item
System cycle time
Address setup time
Address hold time
Data setup time
Data hold time
Enable pulse width
[VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Signal
Symbol
Min.
Max.
Unit
condition
A0, CS
t CYC6
VSS = –3.0
500
ns
–2.7
550
–2.4
650
t AW6
60
t AH6
30
ns
D0 to D7
t DS6
100
ns
t DH6
50
ns
E
t EW
VSS = –3.0
100
ns
–2.7
120
–2.4
150
*1: tCYC6 denotes the cycle of the E signal in the CS active state. tCYC6 must be reserved after CS becomes active.
*2: For the rise and fall of an input signal, set a value not exceeding 25 ns.
*3: Every timing is specified on the basis of 20% and 80% of VSS.
*4: For A0 and CS, the same timing is not required. Input signals so that A0 and CS may satisfy tAW6 and tAH6
respectively.
Rev. 1.9
EPSON
4–37
S1D12300
Series
A0, CS
S1D12300 Series
(3)
Serial Interface
tCSS
tCSH
CS
tSAS
tSAH
A0
tSCYC
tSLW
SCL
tSHW
tSDS
tSDH
SI
Item
System clock cycle
SCL HIGH pulse width
SCL LOW pulse width
Address setup time
Address hold time
Data setup time
Data hold time
CS-SCL time
Signal
Symbol
SCL
tSCYC
A0
SI
CS
tSHW
tSLW
tSAS
tSAH
tSDS
tSDH
tCSS
tCSH
[VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C]
Measuring
Min.
Max.
Unit
condition
VSS = –3.0
700
ns
–2.7
800
ns
–2.4
1000
ns
300
ns
300
ns
50
ns
VSS = –3.0
350
ns
–2.7
400
ns
–2.4
500
ns
50
ns
50
ns
150
ns
VSS = –3.0
550
ns
–2.7
650
ns
–2.4
700
ns
*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.
*2: Every timing is specified on the basis of 20% and 80% of VSS.
4–38
EPSON
Rev. 1.9
S1D12300 Series
12. MPU INTERFACE (REFERENCE EXAMPLES)
The S1D12300 Series can be connected to the 80 series MPU and 68 series MPU. When an serial interface is used, the
S1D12300 Series can be operated by less signal lines.
80 Series MPU
VCC
A0
A0
A1 to A7
IORQ
CS
VDD
P/S
MPU
Decoder
S1D12300
D0 to D7
WR
D0 to D7
WR
GND
RES
RES
VSS
A0
A0
VDD
A1 to A7
VMA
CS
S1D12300
Series
IF
RESET
68 Series MPU
VCC
P/S
MPU
Decoder
S1D12300
D0 to D7
E
D0 to D7
E
IF
GND
RES
RES
VSS
RESET
Serial Interface
VCC
Port4
A0
VDD
P/S
CS
Port3
S1D12300
MPU
Port1
Port2
SI
SCL
RES
RES
IF
GND
VSS
VSS
or GND
RESET
Rev. 1.9
EPSON
4–39
S1D12300 Series
13. INTERFACE TO LCD CELLS (REFERENCE)
12 columns by 2 lines, 5 × 7-dot matrix segments and symbols
1 • • • • • • • • • • • • • • 12
S1D12302
COMS1
SEGS1
COMS2
COMS3
COM1
2
3
4
5
6
7
COM8
9
10
11
12
13
14
SEGS2
3
4
SEG1
2
3
4
5
:
:
SEG60
SEGS4
5
6
■ System Setup
4–40
N2
0
N1
0
EPSON
Rev. 1.9
S1D12300 Series
14. LCD DRIVE WAVEFORMS (B WAVEFORMS)
COM 8
COM 9
COM 10
COM 11
COM 12
COM 13
COM 14
VDD
V1
V2
V3
V4
V5
COM 1
VDD
V1
V2
V3
V4
V5
COM 2
VDD
V1
V2
V3
V4
V5
COM 3
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
VDD
V1
V2
V3
V4
V5
SEG 1
VDD
V1
V2
V3
V4
V5
SEG 2
V5
V4
V3
V2
V1
VDD
-V1
-V2
-V3
-V4
-V5
COMO -SEG 1
V5
V4
V3
V2
V1
VDD
-V1
-V2
-V3
-V4
-V5
COMO -SEG 2
Rev. 1.9
EPSON
4–41
S1D12300
Series
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
S1D12300 Series
15. INSTRUCTION SETUP EXAMPLE (REFERENCE)
(1)
(2)
Initial setup
Display mode
VDD-VSS power ON
End of initialization
Power regulation
Input of RAM address setup command
Input of reset signal
Input of RAM (data) write command
Command status
• Static display control
• Display on/off control
• Power save
• Power control
• System reset
• Others are undefined.
Display of written data
:
:
:
:
:
Off
Off
Off
Off
CG=0
Waiting for 10 µsec or more
Command input: (Asterisk indicates any
command sequence.)
(1) System setup command
(*) Static display control command
(Valid in Standby mode only)
(*) Display on/off control command
• D: On (Display)
(*) Electronic volume register setup
• Data: (0, 0, 0, 0)
(*) Power save command
• PS: Off (Power save)
• O: On (Oscillation)
(Note 1)
(6) RAM address setup
(Note 1)
(7) Data writing
Waiting for 20 msec or more
Command input
(8) Power control commands
• P, VF, VC: On
Command input:
(9) Electronic volume register setup
• Data: Appropriate value
End of initialization
Note 1: Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area
must satisfy the following conditions (for RAM clear).
• DDRAM: Write the 20H data (character code).
• CGRAM: Write the 00H data (null data).
• Symbol register: Write the 00H data (null data).
As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not,
unexpected display may result.
4–42
EPSON
Rev. 1.9
S1D12300 Series
(3-1) Selecting the Standby mode
(3-2) Releasing the Standby mode
End of initialization
Standby mode
Normal operation
(Power Save is released and
oscillator circuit is turned ON.)
Command input:
(1) Display on/off control command
• D: Off (Display)
(2) Power save command
• PS: On (Power save)
• O: On (Oscillation)
(3) Power control commands
• P, VF, VC: Off
Command input:
(1) Display on/off control command
• D: On (Display)
(2) Power save command
• PS: Off (Power save)
• O: On (Oscillation)
(Note 2)
(Note 2)
(Note 2)
(Note 2)
Input of electronic volume register
command
• Data: (0, 0, 0, 0)
Input of power control commands
• P, VF, VC: Off
S1D12300
Series
Standby status
Input of electronic volume register
command
• Data: Appropriate value
Static display control
commands can be used.
Return to normal operation (initial status).
Note 2: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.
(4-2) Releasing the Sleep mode
(4-1) Selecting the Sleep mode
Sleep mode
End of initialization
Normal operation
(Power Save is released and
oscillator circuit is turned ON.)
Command input:
(1) Display on/off control command
• D: Off (Display)
(2) Power save command
• PS: On (Power save)
• O: Off (Oscillation)
(3) Power control commands
• P, VF, VC: Off
(Note 3)
(Note 3)
Command input:
(1) Display on/off control command
• D: On (Display)
(2) Power save command
• PS: Off (Power save)
• O: On (Oscillation)
(Note 3)
(Note 3)
Wait for 20 msec or more.
Input of electronic volume register
command
• Data: (0, 0, 0, 0)
Enter the Sleep mode.
Input of power control commands
• P, VF, VC: On
Input of electronic volume register
command
• Data: Appropriate value
Return to normal operation
(initial status).
Note 3: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.
Rev. 1.9
EPSON
4–43
S1D12304/12305 Series
Rev. 2.4
Contents
1.DESCRIPTION ............................................................................................................................................... 5–1
2.FEATURES ..................................................................................................................................................... 5–1
3.BLOCK DIAGRAM ......................................................................................................................................... 5–2
4.PAD ................................................................................................................................................................ 5–3
5.PIN DESCRIPTION ........................................................................................................................................ 5–8
6.FUNCTIONAL DESCRIPTION ..................................................................................................................... 5–11
7.COMMANDS ................................................................................................................................................ 5–17
8.CHARACTER GENERATOR ........................................................................................................................ 5–21
9.ABSOLUTE MAXIMUM RATINGS ............................................................................................................... 5–27
10.DC CHARACTERISTICS .............................................................................................................................. 5–28
11.TIMING CHARACTERISTICS ...................................................................................................................... 5–30
12.MPU INTERFACE (REFERENCE EXAMPLES) .......................................................................................... 5–33
13.INTERFACE TO LCD CELLS (REFERENCE) ............................................................................................. 5–34
14.LCD DRIVE WAVEFORMS (B WAVEFORMS) ............................................................................................ 5–35
15.INSTRUCTION SETUP EXAMPLE (REFERENCE) ..................................................................................... 5–36
–i–
Rev. 2.4
1. DESCRIPTION
The S1D12304/12305 Series is a dot matrix LCD
controller driver for character display, and can display a
maximum of 48 characters, 4 user-defined characters,
and a maxi-mum of 48 symbols by means of 4-bit, 8-bit
or serial data sent from a microcomputer.
A built-in character generator ROM is prepared for 256
character types, and each character font consists of 5 × 7
dots. A user-defined character RAM for four characters
of 5 × 7 dots are incorporated, and a symbol register is
also incorporated. With these, it is possible to apply this
Series to display with a high degree of freedom. This
Series can operate handy units with a minimum power
consumption by means of its low power consumption
and sleep mode.
S1D12304, and 12305 depending on the duty of use and
the number of display columns.
2. FEATURES
• Built-in diplay RAM
48 characters + 4 user-defined characters + 48 symbols
• CG ROM (for up to 256 characters), CG RAM (4
characters), and symbol register (48 symbols)
• Number of display columns × number of lines
(12 columns + 2 segment for signal) × 4 lines + 48
symbols: S1D12304
(12 columns + 2 segment for signal) × 2 lines + 48
symbols: S1D12305
• CR oscillation circuit (on-chip C and R)
• High-speed MPU interface
Interfacing with both 68 series and 80
series MPU
Interfacing in 4 bits/8 bits
• Serial interface
• Character font
5 × 7 dots
• Duty ratio
1/16 (S1D12305)
1/30 (S1D12304)
• Simple command setting
• Built-in liquid crystal driving power circuit
Power boosting circuit, power regulating circuit,
voltage follower × 4
• Built-in electronic volume function
• Low power consumption
100 µA Max. (In normal operation mode:
Including the operating current
of the built-in power supply)
• Power supply
VDD - VSS (logic section): –2.4 V to –3.6 V
VDD - V5 (liquid crystal drive section)
: –5.0 V to –8.0 V
• Wide operating temperature range
Ta = -30 to 85°C
• CMOS process
(Pad Pitch)
• COB assemble
126 µm min.
• Delivery form: Chip S1D123
D
A ,
S1D123
D
C ,
S1D123
D
F
• This IC is not designed with a protection against
radioactive rays.
** ** *
** ** *
** ** *
S1D12300 Series (S1D12304/12305) Chip Specifications
Product name Duty
S1D12305D10A 1/16
*
S1D12305D10B 1/16
*
S1D12305D16A 1/16
*
S1D12305D02C 1/16
*
Rev. 2.4
No. of digits
No. of lines
indicated
indicated
12 columns +
2 lines
2 segment for signal
12 columns +
2 lines
2 segment for signal
12 columns +
2 lines
2 segment for signal
12 columns +
2 lines
2 segment for signal
Font
Table 5 S1D123 D10
Table 6
Table 7
Table 7
VREG temperChip
Form at delivery
ature slope thickness
–0.17%/°C 625µm
AL-PAD chip
** **
S1D123 D11
** ** –0.17%/°C
S1D123 D16
** ** –0.17%/°C
S1D123 D16 External Input
** **
EPSON
625µm
AL-PAD chip
625µm
AL-PAD chip
525µm
AL-PAD chip
5–1
S1D12304/12305
Series
S1D12304/12305 Series
5–2
EPSON
A0
Input buffer
SEG1 to 60
SEGS2, 6
SEG driving circuit
COM1 to 28
COMS2, 3
COM driving circuit
Refresh address counter
P/S
Command
decoder
Address counter
WR (E)
CG ROM
CS
RAM
Cursor control
V1
V2
Oscillator
RES
IF
D7 (SI)
D6 (SCL)
D5
D4
D3
D2
D1
D0
Power circuit
V3
V4
V5
VOUT
VR
CAP2–
CAP2+
CAP1–
CAP1+
VS1
S1D12304/12305 Series
3. BLOCK DIAGRAM
Timing generating circuit
MPU interface
Rev. 2.4
S1D12304/12305 Series
4. PAD
Pad Layout
109
33
· · · · · · · · · · ·
110
32
·····
(0, 0)
··
Y
X
22
127
· · · · · ·
1
2
3
17
14
15
16
: NC (Make it floating.)
S1D12304D
S1D12305D
****
****
↑
1/30 duty
1/16 duty
#1 Column for CG ROM pattern change
Chip size:
Pad pitch:
Chip thickness:
1) A1 pad specification
Pad size:
Rev. 2.4
10.23 × 3.11 mm
126 µm (Min.)
625 ± 25 µm (S1D123
525 ± 25 µm (S1D123
**DD**AC *))
** ** *
A 91 µm × 90 µm
B 114 µm × 114 µm
EPSON
5–3
S1D12304/12305
Series
21
S1D12304/12305 Series
Pad Center Coordinate
<S1D12304D****>
PAD
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
5–4
Name
VDD
VSSL
V5
V4
V3
V2
V1
V0
VR
VOUT
CAP2–
CAP2+
CAP1–
CAP1+
VSSR
VDD
(NC)
(NC)
(NC)
(NC)
VS1
P/S
IF
RES
COMS2
COM1
COM2
COM3
COM4
COM5
COM6
COM7
COM8
COM9
COM10
COM11
COM12
COM13
COM14
SEGS2
SEG1
SEG2
SEG3
SEG4
SEG5
SEG6
SEG7
SEG8
SEG9
SEG10
SEG11
SEG12
SEG13
SEG14
Unit: µm
COORDINATES
X
Y
–4077
–1371
–3526
–2975
–2424
–1855
–1287
–719
–151
400
968
1519
2070
2638
3189
3757
4308
4883
4883
4883
4883
4929
4924
4924
4924
4950
4950
4950
4950
4950
4950
4950
4950
4896
4769
4642
4515
4388
4262
4135
4008
3881
3754
3627
3501
3374
3247
3120
2993
2866
2740
2613
2486
2359
2232
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
Name
SEG15
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
SEG58
SEG59
SEG60
SEGS6
COM28
COM27
COM26
COM25
COM24
COM23
COM22
COORDINATES
X
Y
2106
1406
1979
1852
1725
1598
1471
1345
1218
1091
964
837
710
584
457
330
203
76
–51
–177
–304
–431
–558
–685
–812
–938
–1065
–1192
–1319
–1446
–1572
–1699
–1826
–1953
–2080
–2207
–2333
–2460
–2587
–2714
–2841
–2968
–3094
–3221
–3348
–3475
–3602
–3729
–3855
–3982
–4109
–4236
–4363
–4679
1405
–4806
1405
Rev. 2.4
S1D12304/12305 Series
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
Name
COM21
COM20
COM19
COM18
COM17
COM16
COM15
COMS3
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
COORDINATES
X
Y
–4933
1405
–4964
1094
966
839
712
584
457
330
202
75
–52
–180
–307
–434
–562
–689
–816
–943
–1071
S1D12304/12305
Series
PAD
Note 1 : Set the pin (NC) to the floating state.
2 : Be sure to connect the pins VSSL and VSSR
outside. They are called VSS in the
following text descriptions.
Rev. 2.4
EPSON
5–5
S1D12304/12305 Series
<S1D12305D****>
PAD
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
5–6
Name
VDD
VSSL
V5
V4
V3
V2
V1
V0
VR
VOUT
CAP2–
CAP2+
CAP1–
CAP1+
VSSR
VDD
(NC)
(NC)
(NC)
(NC)
VS1
P/S
IF
RES
COMS2
COM1
COM2
COM3
COM4
COM5
COM6
COM7
COM8
COM9
COM10
COM11
COM12
COM13
COM14
SEGS2
SEG1
SEG2
SEG3
SEG4
SEG5
SEG6
SEG7
SEG8
SEG9
SEG10
SEG11
SEG12
SEG13
SEG14
Unit: µm
COORDINATES
X
Y
–4077
–1371
–3526
–2975
–2424
–1855
–1287
–719
–151
400
968
1519
2070
2638
3189
3757
4308
4883
–1343
4883
–1233
4883
–1123
4883
–1013
4929
–903
4924
–184
4924
–57
4924
70
4950
255
4950
382
4950
510
4950
637
4950
764
4950
891
4950
1019
4950
1146
4896
1406
4769
4642
4515
4388
4262
4135
4008
3881
3754
3627
3501
3374
3247
3120
2993
2866
2740
2613
2486
2359
2232
PAD
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
Name
SEG15
SEG16
SEG17
SEG18
SEG19
SEG20
SEG21
SEG22
SEG23
SEG24
SEG25
SEG26
SEG27
SEG28
SEG29
SEG30
SEG31
SEG32
SEG33
SEG34
SEG35
SEG36
SEG37
SEG38
SEG39
SEG40
SEG41
SEG42
SEG43
SEG44
SEG45
SEG46
SEG47
SEG48
SEG49
SEG50
SEG51
SEG52
SEG53
SEG54
SEG55
SEG56
SEG57
SEG58
SEG59
SEG60
SEGS6
(NC)
(NC)
(NC)
(NC)
(NC)
(NC)
(NC)
COORDINATES
X
Y
2106
–1406
1979
1852
1725
1598
1471
1345
1218
1091
964
837
710
584
457
330
203
76
–51
–177
–304
–431
–558
–685
–812
–938
–1065
–1192
–1319
–1446
–1572
–1699
–1826
–1953
–2080
–2207
–2333
–2460
–2587
–2714
–2841
–2968
–3094
–3221
–3348
–3475
–3602
–3729
–3855
–3982
–4109
–4236
–4363
–4679
1405
–4806
1405
Rev. 2.4
S1D12304/12305 Series
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
Name
COM14
COM13
COM12
COM11
COM10
COM9
COM8
COMS3
A0
WR
CS
D7
D6
D5
D4
D3
D2
D1
D0
COORDINATES
X
Y
–4933
1405
–4964
1094
966
839
712
584
457
330
202
75
–52
–180
–307
–434
–562
–689
–816
–943
–1071
S1D12304/12305
Series
PAD
Note 1 : Set the pin (NC) to the floating state.
2 : Be sure to connect the pins VSSL and VSSR
outside. They are called VSS in the
following text descriptions.
Rev. 2.4
EPSON
5–7
S1D12304/12305 Series
5. PIN DESCRIPTION
Power Supply Pins
Pin name
VDD
VSS
V0, V 1
V2, V 3
V4, V 5
VS1
I/O
Description
Power supply Logic + power pin. Also used as MPU power pin VCC.
Power supply Logic – power pin. Connected to the system GND.
Power supply Multi-level power supply for liquid crystal drive.
The voltage determined in the liquid crystal cell is resistancedivided or impedance-converted by operational amplifier, and the
resultant voltage is applied.
The potential is determined on the basis of VDD and the following
equation must be respected.
VDD = V0 ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5, V DD ≥ VSS ≥ V5 ≥ VOUT
When the built-in power supply is ON, the following voltages are
given to pins V1 to V4 by built-in power circuit:
V1 = 1/5 V5
V2 = 2/5 V5
V3 = 3/5 V5
V4 = 4/5 V5
O
Power supply voltage output pin for oscillating circuit.
Don’t connect this pin to an external load.
No. of Pins
2
2
6
1
LCD Power Circuit Pins
Pin name
CAP1+
I/O
O
CAP1–
O
CAP2+
O
CAP2–
O
VOUT
O
VR
I
5–8
Description
Capacitor positive side connecting pin for boosting.
This pin connects the capacitor with pin CAP1–.
Capacitor negative side connecting pin for boosting.
This pin connects a capacitor with pin CAP+.
Capacitor positive side connecting pin for boosting.
This pin connects a capacitor with pin CAP2–.
Capacitor negative side connecting pin for boosting.
This pin connects a capacitor with pin CAP2+.
Output pin for boosting. This pin connects a smoothing capacitor
with VSS pin.
Voltage regulating pin. This pin gives a voltage between VDD and
V5 by resistance-division of voltage.
EPSON
No. of Pins
1
1
1
1
1
1
Rev. 2.4
S1D12304/12305 Series
Pins for System Bus Connection
I/O
I
Description
No. of Pins
8-bit input data bus. These pins are connected to a 8-bit or 16-bit
8
standard MPU data bus.
When P/S = LOW, the D7 and D6 pins are operated as a serial data
input and a serial clock input respectively.
P/S
LOW
HIGH
A0
I
RES
I
CS
I
WR (E)
I
P/S
I
Rev. 2.4
I
D6
SCL
D6
D5 to D0
—
D5 to D0
CS
CS
CS
A0
A0
A0
When P/S = LOW, be sure to fix D5 to D0 to HIGH or LOW.
Usually, this pin connects the least significant bit of the MPU address
bus and identifies a data command.
0 : Indicates that D0 to D7 are a command.
1 : Indicates that D0 to D7 are display data.
In case of a 68 series MPU, initialization can be performed by
changing RES
. In case of an 80 series MPU, initialization can
be performed by changing
.
A reset operation is performed by edge sensing of the RES signal.
An interface type for the 68/80 series MPU is selected by input level
after initialization.
LOW : 80 series MPU interface
HIGH : 68 series MPU interface
Chip select signal. Usually, this pin inputs the signal obtained by
decoding an address bus signal. At the LOW level, this pin is
enabled.
<When connecting an 80 series MPU>
Active LOW. This pin connects the WR signal of the 80 series
MPU. The signal on the data bus is fetched at the rise of the WR
signal.
When P/S = LOW, be sure to fix the WR signal to HIGH or LOW.
<When connecting a 68 series MPU>
Active HIGH. This pin becomes an enable clock input of the 68
series MPU.
This pin switches between serial data input and parallel data input.
P/S
HIGH
LOW
IF
D7
SI
D7
Chip Select Data/Command
CS
A0
CS
A0
Data
D0 to D7
SI
Interface data length select pin for parallel data input.
HIGH: 8-bit parallel input
LOW: 4-bit parallel input
When P/S = LOW, connect this pin to VDD or VSS.
EPSON
1
1
S1D12304/12305
Series
Pin name
D7 (SI)
D6 (SCL)
D5 to D0
1
1
1
Serial Clock
–
SCL
1
5–9
S1D12304/12305 Series
Liquid Crystal Drive Circuit Signals
S1D12304
Pin name
COM1 to
COM28
COMS2,
CMOS3
SEG1 to
SEG60
SEGS2,
SEGS6
S1D12305
Pin name
COM1 to
COM14
COMS2,
CMOS3
SEG2 to
SEG60
SEGS2,
SEGS6
5–10
I/O
Description
No. of Pins
O
Common signal output pin (for characters)
28
O
Common signal output pin (except for characters)
CMOS2, CMOS3: Common output for symbol display
2
O
Segment signal output pin (for characters)
60
O
Segment signal output pin (except for characters)
SEGS2, SEGS6: Segment output for signal output
2
I/O
O
O
Description
Common signal output pin (for characters)
COM8 to COM14:W output
Common signal output pin (except for characters)
CMOS2, CMOS3: Common output for symbol display
No. of Pins
14
(21)
2
O
Segment signal output pin (for characters)
60
O
Segment signal output pin (except for characters)
SEGS2, SEGS6: Segment output for signal output
2
EPSON
Rev. 2.4
S1D12304/12305 Series
6. FUNCTIONAL DESCRIPTION
MPU Interface
Selection of interface type
In the S1D12304/12305, data transfer is performed through a 8-bit or 4-bit data bus or a serial data input (SI). By selecting
HIGH or LOW as P/S pin polarity, a parallel data input or a serial data input can be selected as shown in Table 1.
Table 1
P/S
HIGH
LOW
Type
Parallel Input
Serial Input
CS
CS
CS
A0
A0
A0
WR
WR
—
SI
—
SI
SCL
—
SCL
D0 to D7
D0 to D7
—
Parallel Input
In the S1D12304/12305, when parallel input is selected (P/S = HIGH), it can be directly connected to the 80 series MPU
bus or 68 series MPU bus, as shown in Table 2, if either HIGH or LOW is selected as RES pin polarity after a reset input,
because the RES pin has an MPU select function.
Selection between 8 bits and 4 bits is performed by command.
RES input polarity
HIGH-to-LOW active
LOW-to-HIGH active
Type
68 series
80 series
A0
A0
A0
WR
E
WR
CS
CS
CS
S1D12304/12305
Series
Table 2
D0 to D7
D0 to D7
D0 to D7
Interface with 4-bit MPU interface
When data transfer is performed by 4-bit interface (IF = 0), an 8-bit command, data and address are divided into two parts.
CS
WR
D7 to D4
Upper (D7 to D4)
Lower (D3 to D0)
Note: When performing writing in succession, reverse a time exceeding the system cycle time (tcyc) and then
perform writing.
Serial interface (P/S = LOW)
The serial interface consists of a 8-bit shift register and a 3-bit counter and acceptance of an SI input or SCL input is enabled
in the ship selected status (CS = LOW).
When no chip is selected, the shift register and counter are reset to the initial status.
Serial data is input in the order of D7, D6 .... D0 from the serial data input pin (SI) at the rise of Serial Clock (SCL).
At the rising edge of the 8th serial clock, the serial data is converted into 8-bit parallel data and this data is processed.
The A0 input is used to identify whether the serial data input (SI) is display data or a command. That is, when A0 = HIGH,
it is regarded as display data. When A0 = LOW, it is regarded as a command.
The A0 input is read in and identified at the rise of the 8 x n-th clock of Serial Clock (SCL) after chip selection.
Fig. 1 shows a timing chart of the serial interface.
Regarding the SCL signal, special care must be exercised about terminal reflection and external noise due to a wire length.
We recommend the user to perform an operation check with a real machine.
We also recommend the user to periodically refresh the write status of each command to prevent a malfunction due to noise.
Rev. 2.4
EPSON
5–11
S1D12304/12305 Series
CS
S1
SCL
D7
1
D6
2
D5
3
D4
4
D3
5
D2
6
D1
7
D0
8
D7
9
A0
Fig. 1
Identification of data bus signals
The S1D12304/12305 series identifies data bus signals, as shown in Table 3, by combinations of A0 and WR (E).
Table 3
Common
A0
1
0
68 series
E
1
1
80 series
WR
0
0
Function
Writing to RAM and symbol register
Writing to internal register (command)
Chip select
The S1D12304/12305 series has a chip select pin (CS). Only when CS = LOW, MPU interfacing is enabled.
In any status other than Chip Select, D0 to D7 and A0, WR, SI and SCL inputs are invalidated. When a serial input interface
is selected, the shift register and counter are reset.
However, the Reset signal is input regardless of the CS status.
Power Circuit
This is a LOW-power-consumption power circuit that generates a voltage required for liquid crystal drive.
The power circuit consists of a boosting circuit, voltage regulating circuit and voltage follower.
The power circuit incorporated in the S1D12304/12305 Series is set for a small-scale liquid crystal panel, so that its display
quality may be greatly deteriorated if it is used for a liquid crystal panel with a large display capacity.
In this case, an external power supply must be used.
A power circuit function can be selected by power control command. With this, an external power supply and a part of
the internal power supply can be used together.
Note 1
Note 2
Note 3
Boosting
circuit
●
×
×
×
Voltage regulating circuit
●
●
×
×
Voltage
follower
●
●
●
×
External
voltage input
—
VOUT
V5 = VOUT
V1, V2, V3, V4, V5
Boosting
system pin
OPEN
OPEN
OPEN
Note 1: When the boosting circuit is turned off, make boosting system pins (CAP1+, CAP1-, CAP2+, CAP2-) open
and give a liquid crystal drive voltage to the VOUT pin from the outside.
Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, make the boosting system pins
open, connect between the V5 pin and VOUT pin, and give a liquid crystal drive voltage from the outside.
Note 3: When all the internal power supplies are turned off, supply liquid crystal drive voltages V1, V2, V 3, V4 and
V5 from the outside, and make the CAP1+, CAP1-, CAP2+, CAP2- and VOUT pins open.
5–12
EPSON
Rev. 2.4
S1D12304/12305 Series
Triple boosting circuit
When a capacitor is connected between CAP1+ and
CAP1-, between CAP2+ and CAP2-, and between VSS
pin and VOUT pin respectively, the potential between the
VDD pin and VSS pin is boosted triple and output to the
V OUT pin. In case of double boosting, remove the
capacitor between CAP2+ and CAP2- in connection for
triple boosting operation and strap between CAP2- and
VOUT pin. Then, a double boosted output can be obtained
from the VOUT pin (CAP2-).
The boosting circuit uses a signal from the oscillator
ourput.
Accordingly, it is necessary that the oscillating circuit
must be in operation. The potential relationship of
boosting is shown below.
(VCC=+3V) VDD=0V
VDD=0V
(GND) VSS=-3V
VSS=-3V
VOUT=2VSS=-6V
VOUT=3VSS=-9V
Potential during double boosting
Voltage regulating circuit
The voltage regulation circuit regulates the boosted
voltage developed at Vout. It outputs the regulated LCD
driving voltage at the V5 terminal. An internal resistor
can be inserted into the regulation circuit feedback loop
providing the following voltage levels at the V5 terminal.
The voltage regulator circuit carries a temperature gradient of about -0.17%/°C under VREG outputs. When any
other temperature gradient is required, connect a
thermistor in series to the output voltage regulating
register.
Since the VR terminal has a HIGH input impedance, it is
necessary to take noise suppression measures such as
shortening the input wiring and shielding the wiring run.
When V5 is required to be different than the above case,
leave the internal feedback resistor out of the circuit. V5
can be regulated within a range of |V5|<|VOUT|. It may be
calculated by the following formula:
V5 = (1+
Rb
) • VREG ································
Ra
V0
VDD
1
Wherein, VREG is the constant voltage source inside the
S1D12300 Series and the voltage is constant at VREG =
3.1V. Voltage regulation of the V5 output is accomplished by connecting a variable resistor between VR,
VDD and V5. For fine adjustment of the V5 voltage, use
a combination of fixed resistors R1 and R3 and a variable
resistor R2.
VREG
VR
Ra
R1
Example 1:
Condition: I(R1, R2, R3) ≤ 5µA
Setting:
Rev. 2.4
+
V5
-
Rb
R2
R3
V5 = –6 to –8V
R1+R2+R3 = 8V/5µA = 1.6MΩ
8V = (1+Rb /Ra) 3.0V Rb/Ra = 1.67
6V = (1+Rb /Ra) 3.0V Rb/Ra = 1
} {
····
R1 = 600KΩ
R2 = 200KΩ
R3 = 800KΩ
EPSON
5–13
S1D12304/12305
Series
Potential during triple boosting
S1D12304/12305 Series
● Voltage Regulation Circuit Using Electronic Contrast
Control Register
The contrast control register controls the liquid crystal
driving voltage (V5). This is accomplished by an electronic volume control register set command that adjusts
the contrast of the liquid crystal display (see section 122).
The commands provide 4-bits of voltage level data to the
electronic volume control register. This provides for the
selection of 16 different voltage levels for the liquid
crystal driving voltage. When using the electronic volume control function, it is necessary to close the voltage
regulation circuit using electronic control commands.
For reference information, when the electronic volume
control registor value is at (1, 1, 1, 1), the constant current
value becomes: IREF = 3.65µA.
[An exemplary constant setting when the electronic volume control function is being used]
V0
VDD
Rb
V5 = (1 + ) • VREG·····················
Rc
2
VREG
Ra
+ Rc =
IREF
Ra × RI
Ra + RI
+
VR
RI =
VR
IREF
V5
Rb
Fig. 9
(1)
Determining the V5 voltage setting range by the electronic volume control
Liquid crystal driving voltage V5: max. -6v ~ min. -8V
V5 variable voltage range: 2V
(2)
Determinig the Rb
Rb = V5 variable voltage range/ IREF
= 2V/3.65µA
= 548KΩ
(3)
Determining the Ra
Ra =
=
VREG
(Use absolute values for VREG and V5 voltage settings.)
(V5 voltage setting max - VREG) / Rb
3.1V
(6V - 3.1V) / 548KΩ
= 585KΩ
(4)
Regulating the Ra
Set the electronic volume control register to (D3, D2, D1, D0) = (1, 0, 0, 0) or (0, 1, 1, 1) before matching the Ra
value to the optimum contrast.
Since IREF is a simplified constant voltage source, fluctuations upto ± 40% must be taken into consideration, as a
dispersion range during manufacture. Meanwhile, the temperature dependency of IREF is : ∆ IREF = -0.037µA/°C.
Determine the Ra and Rb for the using LCD panel in consideration of the above dispersion and the variation by the
temperature.
When using the electronic volume control function, in order to compensate the V5 voltage for dispersion of VREG
and IREF, use a variable registor as Ra and perform optimum contrast adjustment according to the above item (4)
with each IC chip.
When the electronic volume control function is not being used, set the electronic volume control register to (0, 0,
0, 0) using the RES signal or the electronic volume control register setting command.
5–14
EPSON
Rev. 2.4
S1D12304/12305 Series
Liquid crystal voltage generating circuit
The V5 potential is resistance-divided inside the IC so
that V1, V2, V3 and V4 potentials are generated for liquid
crystal drive.
Furthermore, the V1 , V2 , V3 and V4 are impedanceconverted by voltage follower and the then supplied to
the liquid crystal drive circuit.
The liquid crystal drive voltage is fixed to 1/5 bias.
As shown in the diagrams below, the capacitor (C2) for
voltage stabilization must be externally connected to the
V1 to V5 pins of liquid crystal power pins.
When a built-in power supply is used
Under a triple boosting
S1D123
C1
C1
S1D123
**D****
VSS
C1
CAP2+
CAP2–
VOUT
C1
V5
VR
VOUT
V5
VR
R2
R1
R1
C2
CAP1+
CAP1–
CAP2+
CAP2–
R3
R3
R2
VDD, V0
VDD, V0
V1
V2
V3
V4
V5
V1
V2
V3
V4
V5
C2
When an external power regulator is used
(The built-in power regulator is not used)
When a built-in power supply is not used
S1D123
C1
External
power
regulator
C1
C1
**D****
VSS
CAP1+
CAP1–
S1D12304/12305
Series
C1
VSS
CAP1+
CAP1–
The diagram under a double boosting
**D****
S1D123
VSS
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
CAP2+
CAP2–
VOUT
V5
V5
VR
**D****
VR
C2
VDD, V0
VDD
V1
V2
V3
V4
V5
V1
V2
V3
V4
V5
Reference setting values: C1: 0.1 - 4.7 µF
C2: 0.1 µF
Rev. 2.4
External
power
supply
We recommend the user to set the optimum values to capacitors C1
and C2 according to the panel size watching the liquid crystal display
and drive waveforms.
EPSON
5–15
S1D12304/12305 Series
Low Power Consumption Mode
Reset Circuit
The S1D12304/12305 Series is provided with the standby
mode and sleep mode with the object of low power
consumption when the unit is in the standby state.
When the RES input goes active, this LSI enters the
initialization status.
● Sleep Mode
After the power circuit and oscillating circuit are turned
off by command and the power save command is executed, the sleep mode is set. This mode permits reducing
current consumption nearly to the static current value.
1. Liquid crystal display output
COM1 to COM28, COMS2, COMS3 : VDD level
SEG1 to SEG60, SEGS2, SEGS6
: VDD level
2. DD RAM, CG RAM and symbol register
Written contents do not change and are stored regardless of whether the sleep mode is turned on or
off.
3. In the operation mode, the status precedent to execution of the sleep mode is held. All the internal circuits
stops.
4. Power circuit and oscillating circuit
Turn off the built-in power supply and oscillating
circuit by power save command and power control
command.
5–16
1. Display ON/OFF control
C
= 0 : Cursor OFF
B
= 0 : Blink OFF
DC
= 0 : Double cursor OFF
D
= 0 : Display OFF
2. Power save
O
= 0 : Oscillating circuit OFF
PS
= 0 : Power save OFF
3. Power control
VC
= 0 : Voltage regulating circuit OFF
VF
= 0 : Voltage follower OFF
P
= 0 : Boosting circuit OFF
4. System set
CG
= 0 : No use of CG RAM
As described in 6.1 MPU Interface, the RES pin is
connected to the MPU reset pin and performs initialization
concurrently with the MPU.
Regarding the reset signal, a pulse of at least 10 µs or
more active level must be input as described in 9. DC
Characteristics. Usually, the operation status is started in
1 µs from the edge of the RES signal.
In the S1D12304/12305 Series where the built-in liquid
crystal power circuit is not used, the RES input must be
active when the external liquid crystal power supply is
turned on.
EPSON
Rev. 2.4
S1D12304/12305 Series
7. COMMANDS
B
= 0 : Cursor blink OFF
1 : Cursor blink ON
In the blink state, display characters in normal
video and display characters in monochrome reverse video are displayed alternately.
The repetition cycle of alternate display is about 1
second.
Table 4 shows a command list. In the S1D12304/12305
Series, each data bus signal is identified by a combination
of A0 and WR (E).
Command interpretation and execution are performed by
only internal timing. This permits HIGH-speed processing.
C
• Outline of Commands
Address control
instruction
Data input
instruction
Command name
A0
Cursor Home
0
Display ON/OFF Control 0
Power Save
0
Power Control
0
Electronic Volume
0
Register Set
Address Set
0
Data Write
1
WR
0
0
0
0
0
The relationship between C and B registers and
cursor display is shown in the following table.
0
0
C
0
0
1
B
0
1
0
1
1
The execution time of each instruction is determined by
the internal processing time of the S1D12304/12305
Series. Accordingly, to execute instructions in succession,
reserve a time exceeding the cycle time (tcyc) and execute
the next instruction.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 0 0 1 * * * *
* : Don't Care
Accordingly, to move the cursor, change the address
counter value by the RAM Address Set command
or auto increment by writing RAM data.
If the address counter is set at the symbol register
position with (C, B) = (1, 0), symbols can be caused
to blink selectively.
(3)
Display ON/OFF Control
This command performs display and cursor setting.
Note: Control the symbols that are driven by COMS1
and SEGS1, by the Static Display Control
command.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 0 1 1 C B DC D
D
=0
1
: Display OFF
: Display ON
DC
=0
1
: Double cursor OFF
: Double cursor ON
Rev. 2.4
Cursor display
Non-display
Non-display
Display in monochrome reverse
video
Alternate display of display charac
ters in normal video and display
characters in monochrome reverse
video
The cursor display position corresponds to the
position indicated by address counter.
• Outline of Commands
(1) Cursor Home
This command presets the address counter to 30H.
When the cursor is displayed, this command moves
it to column 1 of line 1.
(2)
: Non-display of cursor
: Display of cursor
Power Save
This command is used to control the oscillating
circuit and set and reset sleep mode.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 1 0 0 * * O PS
* : Don't Care
PS
=0
1
: Power save OFF (reset)
: Power save ON (set)
O
=0
: Oscillating circuit OFF (stop of
oscillation)
: Oscillating circuit ON (oscilla
tion)
1
EPSON
5–17
S1D12304/12305
Series
Command type
Display control
instruction
Power control
=0
1
S1D12304/12305 Series
(4)
Power Control
This command is used to control the operation of
the built-in power circuit.
thereby adjusting the gradation of liquid crystal
display.
When data is set in the 4-bit register, the liquid
crystal driving voltage can take one of 16 voltage
states.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 1 0 1 0 VC VF P
P
=0
1
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 1 1 1 MSB * * LSB
Hex Code
70H to 7FH
: Boosting circuit OFF
: Boosting circuit ON
Note: To operate the boosting circuit the
oscillating circuit must be in operation.
(5)
MSB .
0 0
VF
=0
1
: Voltage follower OFF
: Voltage follower ON
VC
=0
1
: Voltage regulating circuit OFF
: Voltage regulating circuit ON
1
| V5 |
Small
:
:
Large
| IREF |
0.0µA
:
:
3.65µA
When the electronic volume function is not used,
set (A3, A2, A1, A0) = (0, 0, 0, 0).
System Set
This command set the use or non-use of display
lines and CG RAM.
Execute this command first after turning on the
power supply or after resetting.
(7)
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 1 0 0 N2 N1 * PS
* : Don't Care
CG
= 0 : Use of CG RAM
1 : Non-use of CG RAM
N2
N1
0
0 : 2 lines
0
1 : 3 lines
1
0 : 4 lines
(6)
1
. LSB
0 0
:
. :
1 1
RAM Address Set
This command sets addresses to write data into the
DD RAM, CG RAM and symbol register in the
address counter.
When the cursor is displayed, the cursor is displayed at the display position corresponding to the
DDRAM address set by this command.
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 1
ADDRESS
1
2
Electronic Volume Register Set
This command controls the liquid crystal driving
voltage V5 output from the voltage regulating circuit of the built-in liquid crystal power supply,
The settable address length is ADDRESS = 00H to
7FH.
Before writing data into the RAM, set the data
write address by this command. Next, when data is
written in succession, the address is automatically
incremented.
RAM Map
0
00H
10H
20H
30H
40H
50H
60H
70H
1
2
3
4
5
C G R A M (0 0 H)
C G R A M (0 2 H)
6
7
8
9
A
B
C
D
C G R A M (0 1 H)
C G R A M (0 3 H)
E
F
Unused
DDRAM line 1
DDRAM line 2
DDRAM line 3
DDRAM line 4
Symbol register
For signals
Unused
"
"
"
"
–
: Unused
For signals : Output from SEGS2 to SEGS6.
5–18
EPSON
Rev. 2.4
S1D12304/12305 Series
(8)
Data Write
RAM Address Set
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
1 0
DATA
1
2
This command writes data into the DD RAM, CG
RAM or symbol register.
After this command is executed, the address counter
is automatically incremented by 1. This permits
writing data in succession.
NO
One Line Completed?
YES
Note: When executing
instructions in
succession, reserve a
time exceeding tCYC
and execute the next
instruction.
S1D12304/12305
Series
<Example of Data Writing>
The following is an example of writing one-line
data into the DD RAM in succession.
Data Writing
Rev. 2.4
EPSON
5–19
S1D12304/12305 Series
Table 4 S1D12304/S1D12305 Command List
Command
(1) Cursor Home
Code
A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0
0
0
0 1
(2) Display ON/OFF 0 0
Control
0
0
1 1 C B DC D
(3) Power Save
0 0
0
1
0 0
*
(4) Power Control
0 0
0
1
0 1
0 VC VF P
(5) System Set
0 0
0
1
1 0 N2 N1 * CG Sets the use or non-use of CG RAM and display
lines (N2, N1).
CG = 1 (use of CG RAM) 0 (non-use of CG RAM),
N2, N1 = 0, 0 (2 lines) 0, 1 (3 lines) 1, 0 (4 lines)
(6) Electronic Volume 0 0
Register
0
1
1 1 MSB
(7) RAM Address
Set
0 0
1
(8) RAM Write
1 0
(9) NOP
0 0
0
0
0 0
0 0
0
0
Non-operation command
(10) Test Mode
0 0
0
0
0 0
1 0
1
0
Command for IC chip test. Don’t use this command.
5–20
*
*
*
*
*
Function
Moves the cursor to the home position.
Sets cursor ON/OFF (C), cursor blink ON//OFF (B),
double cursor ON/OFF (DC) and display ON/OFF
(D).
C = 1 (cursor ON) 0 (cursor OFF), B = 1 (blink ON)
0 (blink OFF) DC = 1 (double cursor ON)
0 (double cursor OFF), D = 1 (display ON)
D = 0 (display OFF)
0 PS Sets power save ON/OFF (PS) and oscillating circuit
ON/OFF (0).
PS = 1 (power save ON) 0 (power save OFF),
0 = 1 (oscillating circuit ON) 0 (oscillating circuit
OFF)
LSB
ADDRESS
Sets voltage regulating circuit ON/OFF and boosting
circuit ON/OFF (P).
VC = 1 (voltage regulating circuit ON) 0 (voltage
regulating circuit OFF) VF = 1 (voltage follower ON)
0 (voltage follower OFF), P = 1 (boosting circuit ON)
0 (boosting circuit OFF)
Sets the electronic volume register value.
Sets the DD RAM, CG RAM or symbol register
address.
Writes data into the DD RAM, CG RAM or symbol
register address.
DATA
EPSON
Rev. 2.4
S1D12304/12305 Series
8. CHARACTER GENERATOR
Character Generator ROM (CG ROM)
The CG ROM of the S1D12304/12305 is a mask ROM
and compatible with the use-dedicated CG ROM. Please
ask us for further information of it.
The S1D12304/12305 is provided with a character generator ROM consisting of a up to 256-type characters. Each
character size is 5 × 7 dots.
Regarding changed CG ROM, it is defined in product
name as follows:
Table 5 shows a character code table of the
S1D123
D
Series.
The 4characters of character codes 00H to 03H are set by
the System Set command to specify for which of CG
ROM and CG RAM they are to be used.
(Example) S1D12305D
Digit for CG ROM
pattern change
S1D12304/12305
Series
** ****
**↑ A*
Rev. 2.4
EPSON
5–21
S1D12304/12305 Series
Table 5
S1D123**D10**
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
5–22
EPSON
Rev. 2.4
S1D12304/12305 Series
S1D123**D11**
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
S1D12304/12305
Series
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
Rev. 2.4
EPSON
5–23
S1D12304/12305 Series
S1D123**D16**
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
1
2
3
4
5
Higher 4 Bit of Cord
6
7
8
9
A
B
C
D
E
F
5–24
EPSON
Rev. 2.4
S1D12304/12305 Series
Character Generator RAM (CG RAM)
The S1D12304/12035 Series is provided with a CG RAM that permits user-programming character patterns so that they
can be displayed with a high degree of freedom for signal display.
Before using the CG RAM, select the use of CG RAM by the System Set command.
The capacity of the CG RAM is 140 bits and arbitrary patterns of 4 types consisting of 5 × 7 dots can be registered.
The relationship among CG RAM patterns, CG RAM addresses, and character codes is shown below.
RAM address
00H
02H
00H to 06H
10H to 16H
01H
03H
08H to 0EH
18H to 1EH
0
1
2
3
4
5
6
8
9
A
B
C
D
E
CGRAM data (character pattern)
D7
D0
* * * 0 1 1 1 1
* * * 1 0 0 0 0
* * * 1 0 0 0 0
* * * 0 1 1 1 1
* * * 0 0 0 0 1
* * * 0 0 0 0 1
* * * 1 1 1 1 0
* * * 0 0 1 0 0
* * * 0 0 1 0 0
* * * 0 1 1 1 0
* * * 0 1 1 1 0
* * * 0 1 1 1 0
* * * 1 1 1 1 1
* * * 1 1 1 1 1
Unused
Rev. 2.4
EPSON
Display
S1D12304/12305
Series
Character code
Character data
1: Display
0: Non-display
5–25
S1D12304/12305 Series
Symbol Register
The S1D12304/12305 provided with a symbol register that permits displaying each symbol so that symbol display may
be performed on the screen.
The capacity of the symbol register is 48 bits. In case of 48 symbols can be displayed.
The relationship among symbol register display patterns, RAM addresses and write data is shown below.
12
1
1
2
23
24
25
26
47
48
COMS2
COMS3
SEGS2
SEG2 SEG4
SEGS6
Symbol Bits
RAM address
70H to 7BH
SEG57SEG59
D7
0
1
D0
1
3
26
28
2
4
*
*
*
*
*
*
* 47 23 48 24 *
··
*
*
··
B
25
27
Bit
* 1: Display
* 0: Not display
Notes: 1. We recommend to drive a symbol by dividing it into COMS2 and COMS3 separately if it is larger than
other dots for 1.5 times or more.
2. Do not cross a segment (other than those used for symbol display) with COMS2 or COMS3. If segment
crossing is required, set the symbol registers of COMS3 to all zeros (0s).
5–26
EPSON
Rev. 2.4
S1D12304/12305 Series
9. ABSOLUTE MAXIMUM RATINGS
Item
Symbol
Standard value
Unit
Power supply voltage (1)
VSS
–6.0 to +0.3
V
Power supply voltage (2)
V5
–16.0 to +0.3
V
Power supply voltage (3)
V1, V2, V 3, V4
V5 to +0.3
V
Input voltage
VIN
VSS–0.3 to +0.3
V
Output voltage
VO
VSS–0.3 to +0.3
V
Operating temperature
Topr
–30 to +85
°C
–55 to +100
°C
Storage temperature
TCP
Bare chip
Tstr
(VCC) VDD
–65 to +125
VDD
V5
Notes: 1. All the voltage values are based on VDD = 0 V.
2. For voltages of V1, V2, V3 and V4, keep the condition of VDD ≥ V1 ≥ V 2 ≥ V3 ≥ V4 ≥ V5 and VDD ≥ VSS
≥ V5 ≥ V OUT at all times.
3. If the LSI is used exceeding the absolute maximum ratings, it may lead to permanent destruction.
In ordinary operation, it is desirable to use the LSI in the condition of electrical characteristics. If the
LSI is used out of this condition, it may cause a malfunction of the LSI and have a bad effect on the
reliability of the LSI.
Rev. 2.4
EPSON
5–27
S1D12304/12305
Series
(GND) VSS
S1D12304/12305 Series
10. DC CHARACTERISTICS
VDD = 0 V, VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified.
Item
Symbol
Condition
Min.
Recommended
–3.6
operation
VSS
Operable
–5.5
Recommended
–8.0
operation
V5
Operable
–11.0
0.6×V5
Operable
V1 , V2
Operable
V3 , V4
VDD
HIGH-level input voltage
VIHC
0.2×VSS
V SS
Low-level input voltage
VILC
Input leakage current
ILI
VIN = VDD or VSS –1.0
V5=–7.0V
LC driver ON resistance
R ON Ta=25°C
∆V=0.1V
Static current consumption
IDDQ
Dynamic current
IDD
Display state
V5 = –7 V without load
consumption
Standby state Oscillation ON,
Power OFF
Sleep state
Oscillation OFF,
Power OFF
Access state
fcyc=200KHz
Frame frequency
fFR
Ta=25°C VSS=–3.0V
70
Ta=25°C f=1MHz
Input pin capacity
CIN
Power
supply
voltage (1)
Power
supply
voltage (2)
Built-in power supply
Reset time
Reset pulse width
Reset start time
Input voltage
Booster output voltage
Voltage follower
operating voltage
Reference voltage
(standard)
Reference voltage
(option)
tR
tRW
tRES
VSS
VOUT
–3.0
–2.4
–5.0
1.0
20
0.1
100
5.0
–3.6
–7.2
–10.8
–11.0
Double boosting state
Triple boosting state
Unit Applicable pin
V VSS
V
–4.5
VDD
V
0.4×V 5 V
VDD
V
0.8×VSS V
µA
*3
40
KΩ
*1
V5
*2
V1, V2
V3, V4
*3
*3
5.0
100
20
µA
µA
µA
COM,SEG
*4
VDD
VDD *5
VDD *6
5
µA
VDD
500
130
8.0
µA
Hz
pF
VDD *7
*11
*3
µs
µs
ns
*8
*9
*9
–2.4
V
V
*10
VOUT
–4.5
V
Ta = 25°C
–3.5
–3.1
–2.7
V
*12
VREG(VS1) Ta = 25°C
–2.4
–2.1
–1.8
V
*12
COMSn, and each power pin (V1, V2, V3 or V4). It
is specified in the range of operating voltage (2).
RON = 0.1 V / ∆I
(∆I: Current flowing when 0.1 V is applied
between the power and output)
*1: A wide operating voltage range is guaranteed but an
abrupt voltage variation in the access status of the
MPU is not guaranteed.
*2: The operating voltage range is applicable to the case
where an external power supply is used.
*3: D0 to D5, D6 (SCL), D7 (SI), A0, RES, CS WR (E),
P/S, IF
*4: This is a resistance value when a voltage of 0.1 V is
applied between output pin SEGn, SEGSn, COMn or
5–28
Max.
–2.4
1.0
10
50
V5
VREG
Typ.
–3.0
*5: Applied if not accessed by the MPU during character
display and if the built-in power circuit and oscillator
are operating.
Display character.
EPSON
Rev. 2.4
*6: This is applicable to the case where the built-in power
circuit is OFF and the oscillating circuit is in operation in the standby mode.
*10: When operating the boosting circuit, the power
supply VSS must be used within the input voltage
range.
*7: Current consumption when data is always written by
fcyc.
The current consumption in the access state is almost
proportional to the access frequency (fcyc).
When no access is made, only IDD (I) occurs.
*11: The fOSC frequency of the oscillator circuit for internal circuit drive may differ from the fBST boosting clock on some models. The following provides
the relationship between the fOSC frequency, fBST
boosting clock, and fFR frame frequency.
tR (reset time) indicates the internal circuit reset
completion time from the edge of the RES signal.
Accordingly, the S1D123
usually enters the
operating state after tR.
fOSC = (No. of digits) × (1/Duty) × fFR
fBST = (1/2) × (1/No. of digits) × fOSC
Example: The SED1230 has 13 digits of display
and 1/30 duty.
fOSC = 13 × 30 × 100 = 39 kHz
fBST = (1/2) × (1/13) × 39 K = 1.5 kHz
*8:
**
*9: Specifies the minimum pulse width of the RES
signal. It is reset when a signal having the pulse
width greater than tRW is entered.
*12: The VREG reference voltage has the temperature
characteristics of approximately –0.17%/°C (standard specifications). An optional model having the
temperature characteristics of approximately
–0.04%/°C is also available. The CGROM modification rules apply to the optional models.
VDD
Power Supply
–2.4 V
VSS
tRES
VDD
RES
VSS
tRW
tR
All signal timings are based on 20% and 80% of VSS signals.
Rev. 2.4
EPSON
5–29
S1D12304/12305
Series
S1D12304/12305 Series
S1D12304/12305 Series
11. TIMING CHARACTERISTICS
(1)
System Bus Write Characteristic I (80 series MPU)
tAH8
A0, CS
tAW8
tCYC8
tCC
WR
tDS8
tDH8
D0 to D7
Item
Address hold time
Address setup time
System cycle time
Control pulse width (Write)
Data setup time
Data hold time
[VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Signal
Symbol
Min.
Max.
Unit
condition
30
ns
A0, CS
t AH8
t AW8
60
ns
VSS = –3.0
500
ns
WR
t CYC8
–2.7
550
–2.4
650
t CC
VSS = –3.0
100
ns
–2.7
120
–2.4
150
D0 to D7
t DS8
100
ns
50
ns
t DH8
*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.
*2: Every timing is specified on the basis of 20% and 80% of VSS.
*3: For A0 and CS, the same time is not required. Input signals so that A0 and CS may satisfy t AW8 and tAH8 respectively.
5–30
EPSON
Rev. 2.4
S1D12304/12305 Series
(2)
System Bus Write Characteristic II (68 series MPU)
tCYC6
E
tAW6
tEW
tAH6
A0, CS
tDH6
S1D12304/12305
Series
tDS6
D0 to D7
Item
System cycle time
Address setup time
Address hold time
Data setup time
Data hold time
Enable pulse width
[VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Signal
Symbol
Min.
Max.
Unit
condition
VSS = –3.0
500
ns
A0, CS
t CYC6
–2.7
550
–2.4
650
60
t AW6
t AH6
30
ns
100
ns
D0 to D7
t DS6
50
ns
t DH6
E
t EW
VSS = –3.0
100
ns
–2.7
120
–2.4
150
*1: tCYC6 denotes the cycle of the E signal in the CS active state. tCYC6 must be reserved after CS becomes active.
*2: For the rise and fall of an input signal, set a value not exceeding 25 ns.
*3: Every timing is specified on the basis of 20% and 80% of VSS.
*4: For A0 and CS, the same timing is not required. Input signals so that A0 and CS may satisfy tAW6 and tAH6
respectively.
Rev. 2.4
EPSON
5–31
S1D12304/12305 Series
(3)
Serial Interface
tCSS
tCSH
CS
tSAS
tSAH
A0
tSCYC
tSLW
SCL
tSHW
tSDS
tSDH
SI
[VSS = –3.6 V to –2.4 V, Ta = –30 to 85°C]
Measuring
Item
Signal
Symbol
Min.
Max.
Unit
condition
VSS = –3.0
700
ns
System clock cycle
SCL
tSCYC
–2.7
800
ns
–2.4
1000
ns
300
ns
SCL HIGH pulse width
tSHW
SCL LOW pulse width
tSLW
300
ns
50
ns
Address setup time
A0
tSAS
VSS = –3.0
350
ns
Address hold time
tSAH
–2.7
400
ns
–2.4
500
ns
Data setup time
SI
tSDS
50
ns
50
ns
Data hold time
tSDH
150
ns
CS-SCL time
CS
tCSS
tCSH
VSS = –3.0
550
ns
–2.7
650
ns
–2.4
700
ns
*1: For the rise and fall of an input signal, set a value not exceeding 25 ns.
*2: Every timing is specified on the basis of 20% and 80% of VSS.
5–32
EPSON
Rev. 2.4
S1D12304/12305 Series
12. MPU INTERFACE (REFERENCE EXAMPLES)
The S1D12304/12305 Series can be connected to the 80 series MPU and 68 series MPU. When an serial interface is used,
the S1D12304/12305 Series can be operated by less signal lines.
80 Series MPU
VCC
A0
A0
A1 to A7
IORQ
CS
VDD
P/S
MPU
Decoder
S1D12304/12305
D0 to D7
WR
D0 to D7
WR
IF
RES
VSS
A0
VDD
S1D12304/12305
Series
GND
RES
RESET
68 Series MPU
VCC
A0
P/S
A1 to A7
VMA
MPU
Decoder
CS
S1D12304/12305
D0 to D7
E
D0 to D7
E
IF
GND
RES
RES
VSS
RESET
Serial Interface
VCC
Port4
A0
Port3
CS
VDD
P/S
S1D12304/12305
MPU
Port1
Port2
SI
SCL
IF
GND
RES
RES
VSS
VSS
or GND
RESET
Rev. 2.4
EPSON
5–33
S1D12304/12305 Series
13. INTERFACE TO LCD CELLS (REFERENCE)
12 columns by 2 lines, 5×7-dot matrix segments and symbols
1 • • • • • • • • • • • • • • 12
S1D12305
COMS2
COMS3
COM1
2
3
4
5
6
7
COM8
9
10
11
12
13
14
SEGS2
SEG1
2
3
4
5
·· ··
SEG60
SEGS4
■ System Setup
5–34
N2
N1
0
0
EPSON
Rev. 2.4
S1D12304/12305 Series
14. LCD DRIVE WAVEFORMS (B WAVEFORMS)
COM 8
COM 9
COM 10
COM 11
COM 12
COM 13
COM 14
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
VDD
V1
V2
V3
V4
V5
COM 1
VDD
V1
V2
V3
V4
V5
COM 2
VDD
V1
V2
V3
V4
V5
COM 3
VDD
V1
V2
V3
V4
V5
SEG 1
VDD
V1
V2
V3
V4
V5
SEG 2
V5
V4
V3
V2
V1
VDD
-V1
-V2
-V3
-V4
-V5
COMO -SEG 1
V5
V4
V3
V2
V1
VDD
-V1
-V2
-V3
-V4
-V5
COMO -SEG 2
Rev. 2.4
EPSON
5–35
S1D12304/12305
Series
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
S1D12304/12305 Series
15. INSTRUCTION SETUP EXAMPLE (REFERENCE)
(1)
(2)
Initial setup
Display mode
VDD-VSS power ON
End of initialization
Power regulation
Input of RAM address setup command
Input of reset signal
Input of RAM (data) write command
Command status
• Static display control
• Display on/off control
• Power save
• Power control
• System reset
• Others are undefined.
Display of written data
:
:
:
:
:
Off
Off
Off
Off
CG=0
Waiting for 10 µsec or more
Command input: (Asterisk indicates any
command sequence.)
(1) System setup command
(*) Static display control command
(Valid in Standby mode only)
(*) Display on/off control command
• D: On (Display)
(*) Electronic volume register setup
• Data: (0, 0, 0, 0)
(*) Power save command
• PS: Off (Power save)
• O: On (Oscillation)
(6) RAM address setup
(Note 1)
(7) Data writing
(Note 1)
Waiting for 20 msec or more
Command input
(8) Power control commands
• P, VF, VC: On
Command input:
(9) Electronic volume register setup
• Data: Appropriate value
End of initialization
Note 1: Commands (6) and (7) initialize the RAM. The display contents must first be set. The non-display area
must satisfy the following conditions (for RAM clear).
• DDRAM: Write the 20H data (character code).
• CGRAM: Write the 00H data (null data).
• Symbol register: Write the 00H data (null data).
As the RAM data is unstable during reset signal input (after power-on), null data must be written. If not,
unexpected display may result.
5–36
EPSON
Rev. 2.4
S1D12304/12305 Series
(3-2) Releasing the Standby mode
(3-1) Selecting the Standby mode
End of initialization
Standby mode
Normal operation
(Power Save is released and
oscillator circuit is turned ON.)
Command input:
(1) Display on/off control command
• D: Off (Display)
(2) Power save command
• PS: On (Power save)
• O: On (Oscillation)
(3) Power control commands
• P, VF, VC: Off
Command input:
(1) Display on/off control command
• D: On (Display)
(2) Power save command
• PS: Off (Power save)
• O: On (Oscillation)
(Note 2)
(Note 2)
(Note 2)
(Note 2)
Input of electronic volume register
command
• Data: (0, 0, 0, 0)
Input of power control commands
• P, VF, VC: Off
Standby status
S1D12304/12305
Series
Input of electronic volume register
command
• Data: Appropriate value
Static display control
commands can be used.
Return to normal operation (initial status).
Note 2: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.
(4-2) Releasing the Sleep mode
(4-1) Selecting the Sleep mode
End of initialization
Sleep mode
Normal operation
(Power Save is released and
oscillator circuit is turned ON.)
Command input:
(1) Display on/off control command
• D: Off (Display)
(2) Power save command
• PS: On (Power save)
• O: Off (Oscillation)
(3) Power control commands
• P, VF, VC: Off
(Note 3)
(Note 3)
Command input:
(1) Display on/off control command
• D: On (Display)
(2) Power save command
• PS: Off (Power save)
• O: On (Oscillation)
(Note 3)
(Note 3)
Wait for 20 msec or more.
Input of electronic volume register
command
• Data: (0, 0, 0, 0)
Input of power control commands
• P, VF, VC: On
Enter the Sleep mode.
Input of electronic volume register
command
• Data: Appropriate value
Return to normal operation
(initial status).
Note 3: Commands (1) and (2) can be entered in any order. Also, command (1) is optional.
Rev. 2.4
EPSON
5–37
S1D12400 Series
Rev. 2.1
Contents
1. DESCRIPTION .............................................................................................................................................. 6-1
2. FEATURES ................................................................................................................................................... 6-1
3. BLOCK DIAGRAM ........................................................................................................................................ 6-2
4. PAD ...............................................................................................................................................................6-3
5. PIN DESCRIPTION ..................................................................................................................................... 6-10
6. FUNCTION DESCRIPTION ........................................................................................................................ 6-13
7. COMMANDS ............................................................................................................................................... 6-23
8. CHARACTER GENERATOR ...................................................................................................................... 6-38
9. ABSOLUTE MAXIMUM RATINGS .............................................................................................................. 6-53
10. DC CHARACTERISTICS ............................................................................................................................ 6-54
11. AC CHARACTERISTICS ............................................................................................................................ 6-56
12. MPU INTERFACE CONNECTION EXAMPLES (FOR REFERENCE) ....................................................... 6-59
13. INTERFACE WITH LCD CELL (FOR REFERENCE) ................................................................................. 6-60
14. LCD DRIVE WAVEFORM (B WAVEFORM) ............................................................................................... 6-63
15. INSTRUCTION SETUP EXAMPLE (REFERENCE) ................................................................................... 6-64
16. OPTIONS LIST ........................................................................................................................................... 6-66
17. EXAMPLE OF TCP ARRANGEMENT ........................................................................................................ 6-67
18. EXAMPLE OF TCP ..................................................................................................................................... 6-68
–i–
Rev. 2.1
1. DESCRIPTION
The S1D12400 Series is a character display dot matrix
LCD controller driver. This driver can display up to 64
characters and 6 user-defined characters, and up to 160
symbols according to the 4-bit, 8-bit or serial data which
is sent from a microcomputer.
The built-in character generator ROM is provided with
up to 544 types of character fonts having a structure of 5
× 8 dots. Up to 256 types can be continuously called by
register option selection. This can cope with many
different character fonts by uses and countries and permits
a wider range of use. This driver incorporates a userdefined character RAM for 6 characters of 5 × 8 dots and
can be used for the display of higher degree of freedom
by means of a symbol register.
The driver can operate handy units at the minimum
power consumption by using its merit of lower power
consumption, standby mode, and sleep mode.
2. FEATURES
• Built-in display data RAM 80-character + 6-character
user-defined characters + 160 symbols
• CGROM (for up to 544 characters), CGRAM (6
characters), symbol register (160 symbols)
• Display digits × Number of lines
<Ordinary mode>
1 (16 digits) × 4 lines + 160 symbols + 10 static irons
(S1D12400)
2 (16 digits) × 3 lines + 160 symbols + 10 static icons
(S1D12401)
3 (16 digits) × 2 lines + 160 symbols + 10 static icons
(S1D12402)
<Standby mode>
1 10 static icons (S1D12400)
2 10 static icons (S1D12401)
3 10 static icons (S1D12402)
• Vertical double-size display function
• Line vertical scroll function
• Line blink function
• Symbol blink function
Rev. 2.1
• Built-in CR oscillating circuit (Built-in C, R)
• External clock input
• High-speed MPU interface
Interface with both MPUs of 68 series/80 series
Interface by 4 bits/8 bits
• Serial interface
• Character font 5 × 8 dots
• Duty ratio 1 1/34 (S1D12400)
2 1/26 (S1D12401)
3 1/18 (S1D12402)
• Simple command setup
• Built-in liquid crystal drive power circuit
The boosting circuit, voltage regulating circuit, voltage
follower × 4, and resistor for power regulating circuit
for bias select commands are incorporated.
• Built-in electronic volume function
• Lower power consumption
80 µA max
(at ordinary operation (during
display): Including the internal
power supply operating current)
500 µA max (at ordinary operation (during
access): fcyc = 200 KHz,
including the internal power
supply operating current)
20 µA max
(in standby mode: Oscillation
ON, power OFF, static icon
display)
5 µA max
(in sleep mode: oscillation OFF,
power OFF, display OFF)
• Power supply:
VDD - VSS
1.8 V to 5.5 V
VDD - VSS2
1.8 V to 5.5 V
VDD - V5
5.5 V to 16.0 V
• Wide operating temperature range
Ta = –30 to +85°C
• CMOS process
• Pad pitch 90 µm Min
• Delivery form
Chip (gold bump product) S1D124
D
TCP
S1D124
T
• This IC is not designed against radiation and strong
light and noise.
EPSON
** ****
** ****
6–1
S1D12400
Series
S1D12400 Series
S1D12400 Series
D0
D1
D2
D3
D4
D5
D6 (SCL)
D7 (SI)
Input buffer
3. BLOCK DIAGRAM
IR register
(extended
register)
Address
counter
DDRAM
symbol
register
Refresh
address
counter
Vertical
double-size
display
control
circuit
CGROM
CGRAM
Line scroll
control
circuit
Timing
generating
circuit
Oscillating
circuit
VS 1
CK
CAP 1+
CAP 1–
CAP2+
Command
decoder
CS
WR (E)
P/S
A0
C86
Line/cursor
blink control
circuit
MPU interface
RES
To each power
control circuit
LCD power circuit
CAP2–
IF
VR
VOUT
V1
V2
V3
Static icon
drive circuit
SEG drive
circuit
COM drive
circuit
V4
V5
VSS2
COMS A
SEGS A, B, C, D, E
F, G, H, I, j
6–2
SEG 1 to 80
EPSON
COM 1 to 12 (24) [16]
COMS 1, 2
Note) In the COM terminal;
[ ]: 1/18 Duty
( ): 1/26 Duty
Rev. 2.1
S1D12400 Series
4. PAD
Pad Layout
185
101
........................
186
100
S1D12400 Series
.....
.....
D124*D**
Y
Die No.
X
(0, 0)
210
........................
1
2
3
4
5
75
6
74
: DUMMY PAD
: PAD
*******
↑
↑
S1D12400
Series
S1D124
Digits for CGROM pattern change
Number of display line
00: 4-line display
01: 3-line display
02: 2-line display
Chip size:
8.70 × 2.80 mm
Pad pitch:
90 µm (Min.)
Chip thickness (reference value): 625 ± 50 µm (S1D124
**D****)
Au bump specifications
Bump size A TYPE
60.0 µm × 81.5 µm
B TYPE
81.5 µm × 60.0 µm
C TYPE
85.0 µm × 85.0 µm
D TYPE
60.0 µm × 85.0 µm
Bump height (reference value)
22.5 µm ± 5.5 µm
(For bump types, refer to the pad coordinate diagram.)
Note: The board of this IC has VDD potential. It is recommended to stabilize power supply by connecting the
board to the VDD potential at the time of mounting.
Rev. 2.1
EPSON
6–3
S1D12400 Series
Pad Center Coordinate
<S1D12400
>
****
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
6–4
PAD
Name [BUMP TYPE]
NC
[B TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
A0
[C TYPE]
WR
[C TYPE]
CS
[C TYPE]
D7
[C TYPE]
D6
[C TYPE]
D5
[C TYPE]
D4
[C TYPE]
D3
[C TYPE]
D2
[C TYPE]
D1
[C TYPE]
D0
[C TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
VSS
[D TYPE]
VSS
[D TYPE]
V5
[D TYPE]
V5
[D TYPE]
V4
[D TYPE]
V4
[D TYPE]
V3
[D TYPE]
V3
[D TYPE]
V2
[D TYPE]
V2
[D TYPE]
V1
[D TYPE]
V1
[D TYPE]
V0
[D TYPE]
V0
[D TYPE]
VR
[D TYPE]
VR
[D TYPE]
VOUT
[D TYPE]
VOUT
[D TYPE]
CAP2– [D TYPE]
CAP2– [D TYPE]
CAP2+ [D TYPE]
CAP2+ [D TYPE]
CAP1– [D TYPE]
CAP1– [D TYPE]
CAP1+ [D TYPE]
CAP1+ [D TYPE]
VSS
[D TYPE]
VSS
[D TYPE]
VSS2
[D TYPE]
VSS2
[D TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
[D TYPE]
VDD
CK
[C TYPE]
VS1
[C TYPE]
VSS
[C TYPE]
COORDINATES
X
Y
–4191
–1250
–3941
–1237
–3836
–3555
–3403
–3283
–3163
–3043
–2922
–2802
–2682
–2562
–2441
–2321
–2201
–2089
–1999
–1909
–1820
–1730
–1641
–1551
–1461
–1371
–1282
–1192
–1102
–1013
–923
–833
–744
–654
–564
–474
–385
–295
–205
–116
–26
64
153
243
333
423
512
602
692
781
871
961
1050
1183
1303
1423
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
PAD
Name [BUMP TYPE]
P/S
[C TYPE]
VDD
[C TYPE]
IF
[C TYPE]
VSS
[C TYPE]
C86
[C TYPE]
[C TYPE]
VDD
RES
[C TYPE]
VDD
[C TYPE]
(FSA)
[C TYPE]
(FSB)
[C TYPE]
(FSC)
[C TYPE]
(FS0)
[C TYPE]
(FS1)
[C TYPE]
(FS2)
[C TYPE]
(FS3)
[C TYPE]
VDD
[C TYPE]
VDD
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[B TYPE]
COMSA [B TYPE]
SEGSF [B TYPE]
SEGSG [B TYPE]
SEGSH [B TYPE]
SEGSI [B TYPE]
SEGSJ [B TYPE]
COMS1 [B TYPE]
COM1 [B TYPE]
COM2 [B TYPE]
COM3 [B TYPE]
COM4 [B TYPE]
COM5 [B TYPE]
COM6 [B TYPE]
COM7 [B TYPE]
COM8 [B TYPE]
COM9 [B TYPE]
COM10 [B TYPE]
COM11 [B TYPE]
COM12 [B TYPE]
COM13 [B TYPE]
COM14 [B TYPE]
COM15 [B TYPE]
COM16 [B TYPE]
COMS1 [B TYPE]
NC
[B TYPE]
NC
[A TYPE]
NC
[A TYPE]
SEG1
[A TYPE]
SEG2
[A TYPE]
SEG3
[A TYPE]
SEG4
[A TYPE]
SEG5
[A TYPE]
SEG6
[A TYPE]
COORDINATES
X
Y
1543
–1237
1664
1784
1904
2024
2145
2265
2385
2505
2636
2767
2897
3028
3159
3289
3420
3550
3689
3794
3899
4191
–1250
–1098
–978
–858
–737
–617
–497
–394
–305
–215
–125
–36
54
144
234
323
413
503
592
682
772
861
951
1041
1131
1251
3915
1240
3810
3547
3458
3368
3278
3188
3099
Rev. 2.1
PAD
COORDINATES
PAD
X
Y
No. Name [BUMP TYPE]
No. Name [BUMP TYPE]
109 SEG7
[A TYPE]
3009
1240
160 SEG58 [A TYPE]
110 SEG8
[A TYPE]
2919
161 SEG59 [A TYPE]
111 SEG9
[A TYPE]
2830
162 SEG60 [A TYPE]
112 SEG10 [A TYPE]
2740
163 SEG61 [A TYPE]
113 SEG11 [A TYPE]
2650
164 SEG62 [A TYPE]
114 SEG12 [A TYPE]
2561
165 SEG63 [A TYPE]
115 SEG13 [A TYPE]
2471
166 SEG64 [A TYPE]
116 SEG14 [A TYPE]
2381
167 SEG65 [A TYPE]
117 SEG15 [A TYPE]
2291
168 SEG66 [A TYPE]
118 SEG16 [A TYPE]
2202
169 SEG67 [A TYPE]
119 SEG17 [A TYPE]
2112
170 SEG68 [A TYPE]
120 SEG18 [A TYPE]
2022
171 SEG69 [A TYPE]
121 SEG19 [A TYPE]
1933
172 SEG70 [A TYPE]
122 SEG20 [A TYPE]
1843
173 SEG71 [A TYPE]
123 SEG21 [A TYPE]
1753
174 SEG72 [A TYPE]
124 SEG22 [A TYPE]
1664
175 SEG73 [A TYPE]
125 SEG23 [A TYPE]
1574
176 SEG74 [A TYPE]
126 SEG24 [A TYPE]
1484
177 SEG75 [A TYPE]
127 SEG25 [A TYPE]
1394
178 SEG76 [A TYPE]
128 SEG26 [A TYPE]
1305
179 SEG77 [A TYPE]
129 SEG27 [A TYPE]
1215
180 SEG78 [A TYPE]
130 SEG28 [A TYPE]
1125
181 SEG79 [A TYPE]
131 SEG29 [A TYPE]
1036
182 SEG80 [A TYPE]
132 SEG30 [A TYPE]
946
183 NC
[A TYPE]
133 SEG31 [A TYPE]
856
184 NC
[A TYPE]
134 SEG32 [A TYPE]
767
185 NC
[A TYPE]
135 SEG33 [A TYPE]
677
186 NC
[B TYPE]
136 SEG34 [A TYPE]
587
187 COMS2 [B TYPE]
137 SEG35 [A TYPE]
497
188 COM32 [B TYPE]
138 SEG36 [A TYPE]
408
189 COM31 [B TYPE]
139 SEG37 [A TYPE]
318
190 COM30 [B TYPE]
140 SEG38 [A TYPE]
228
191 COM29 [B TYPE]
141 SEG39 [A TYPE]
139
192 COM28 [B TYPE]
142 SEG40 [A TYPE]
49
193 COM27 [B TYPE]
143 SEG41 [A TYPE]
–41
194 COM26 [B TYPE]
144 SEG42 [A TYPE]
–130
195 COM25 [B TYPE]
145 SEG43 [A TYPE]
–220
196 COM24 [B TYPE]
146 SEG44 [A TYPE]
–310
197 COM23 [B TYPE]
147 SEG45 [A TYPE]
–400
198 COM22 [B TYPE]
148 SEG46 [A TYPE]
–489
199 COM21 [B TYPE]
149 SEG47 [A TYPE]
–579
200 COM20 [B TYPE]
150 SEG48 [A TYPE]
–669
201 COM19 [B TYPE]
151 SEG49 [A TYPE]
–758
202 COM18 [B TYPE]
152 SEG50 [A TYPE]
–848
203 COM17 [B TYPE]
153 SEG51 [A TYPE]
–938
204 COMS2 [B TYPE]
154 SEG52 [A TYPE]
–1027
205 SEGSA [B TYPE]
155 SEG53 [A TYPE]
–1117
206 SEGSB [B TYPE]
156 SEG54 [A TYPE]
–1207
207 SEGSC [B TYPE]
157 SEG55 [A TYPE]
–1297
208 SEGSD [B TYPE]
158 SEG56 [A TYPE]
–1386
209 SEGSE [B TYPE]
159 SEG57 [A TYPE]
–1476
210 COMSA [B TYPE]
(FS*)
: This is a FUSE adjusting pin. Set it is the floating state.
CK pin : Fix it to VDD when it is not used.
Rev. 2.1
EPSON
COORDINATES
X
Y
–1566
1240
–1655
–1745
–1835
–1924
–2014
–2104
–2194
–2283
–2373
–2463
–2552
–2642
–2732
–2821
–2911
–3001
–3091
–3180
–3270
–3360
–3449
–3539
–3704
–3810
–3915
–4191
1251
1131
1041
951
861
772
682
592
503
413
323
234
144
54
–36
–125
–215
–305
–394
–497
–617
–737
–858
–978
–1098
6–5
S1D12400
Series
S1D12400 Series
S1D12400 Series
<S1D12401
****>
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
6–6
PAD
Name [BUMP TYPE]
NC
[B TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
A0
[C TYPE]
WR
[C TYPE]
CS
[C TYPE]
D7
[C TYPE]
D6
[C TYPE]
D5
[C TYPE]
D4
[C TYPE]
D3
[C TYPE]
D2
[C TYPE]
D1
[C TYPE]
D0
[C TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
[D TYPE]
VDD
VSS
[D TYPE]
VSS
[D TYPE]
V5
[D TYPE]
V5
[D TYPE]
V4
[D TYPE]
V4
[D TYPE]
V3
[D TYPE]
V3
[D TYPE]
V2
[D TYPE]
V2
[D TYPE]
V1
[D TYPE]
V1
[D TYPE]
V0
[D TYPE]
V0
[D TYPE]
VR
[D TYPE]
VR
[D TYPE]
VOUT
[D TYPE]
[D TYPE]
VOUT
CAP2– [D TYPE]
CAP2– [D TYPE]
CAP2+ [D TYPE]
CAP2+ [D TYPE]
CAP1– [D TYPE]
CAP1– [D TYPE]
CAP1+ [D TYPE]
CAP1+ [D TYPE]
VSS
[D TYPE]
VSS
[D TYPE]
VSS2
[D TYPE]
VSS2
[D TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
CK
[C TYPE]
VS1
[C TYPE]
VSS
[C TYPE]
COORDINATES
X
Y
–4191
–1250
–3941
–1237
–3836
–3555
–3403
–3283
–3163
–3043
–2922
–2802
–2682
–2562
–2441
–2321
–2201
–2089
–1999
–1909
–1820
–1730
–1641
–1551
–1461
–1371
–1282
–1192
–1102
–1013
–923
–833
–744
–654
–564
–474
–385
–295
–205
–116
–26
64
153
243
333
423
512
602
692
781
871
961
1050
1183
1303
1423
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
PAD
Name [BUMP TYPE]
P/S
[C TYPE]
VDD
[C TYPE]
IF
[C TYPE]
VSS
[C TYPE]
C86
[C TYPE]
VDD
[C TYPE]
RES
[C TYPE]
VDD
[C TYPE]
(FSA)
[C TYPE]
(FSB)
[C TYPE]
(FSC)
[C TYPE]
(FS0)
[C TYPE]
(FS1)
[C TYPE]
(FS2)
[C TYPE]
(FS3)
[C TYPE]
VDD
[C TYPE]
VDD
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[B TYPE]
COMSA [B TYPE]
SEGSF [B TYPE]
SEGSG [B TYPE]
SEGSH [B TYPE]
SEGSI [B TYPE]
SEGSJ [B TYPE]
COMS1 [B TYPE]
COM1 [B TYPE]
COM2 [B TYPE]
COM3 [B TYPE]
COM4 [B TYPE]
COM5 [B TYPE]
COM6 [B TYPE]
COM7 [B TYPE]
COM8 [B TYPE]
COM9 [B TYPE]
COM10 [B TYPE]
COM11 [B TYPE]
COM12 [B TYPE]
COM13 [B TYPE]
COM14 [B TYPE]
COM15 [B TYPE]
COM16 [B TYPE]
COMS1 [B TYPE]
NC
[B TYPE]
NC
[A TYPE]
NC
[A TYPE]
SEG1
[A TYPE]
SEG2
[A TYPE]
SEG3
[A TYPE]
SEG4
[A TYPE]
SEG5
[A TYPE]
SEG6
[A TYPE]
COORDINATES
X
Y
1543
–1237
1664
1784
1904
2024
2145
2265
2385
2505
2636
2767
2897
3028
3159
3289
3420
3550
3689
3794
3899
4191
–1250
–1098
–978
–858
–737
–617
–497
–394
–305
–215
–125
–36
54
144
234
323
413
503
592
682
772
861
951
1041
1131
1251
3915
1240
3810
3547
3458
3368
3278
3188
3099
Rev. 2.1
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
PAD
Name [BUMP TYPE]
SEG7
[A TYPE]
SEG8
[A TYPE]
SEG9
[A TYPE]
SEG10 [A TYPE]
SEG11 [A TYPE]
SEG12 [A TYPE]
SEG13 [A TYPE]
SEG14 [A TYPE]
SEG15 [A TYPE]
SEG16 [A TYPE]
SEG17 [A TYPE]
SEG18 [A TYPE]
SEG19 [A TYPE]
SEG20 [A TYPE]
SEG21 [A TYPE]
SEG22 [A TYPE]
SEG23 [A TYPE]
SEG24 [A TYPE]
SEG25 [A TYPE]
SEG26 [A TYPE]
SEG27 [A TYPE]
SEG28 [A TYPE]
SEG29 [A TYPE]
SEG30 [A TYPE]
SEG31 [A TYPE]
SEG32 [A TYPE]
SEG33 [A TYPE]
SEG34 [A TYPE]
SEG35 [A TYPE]
SEG36 [A TYPE]
SEG37 [A TYPE]
SEG38 [A TYPE]
SEG39 [A TYPE]
SEG40 [A TYPE]
SEG41 [A TYPE]
SEG42 [A TYPE]
SEG43 [A TYPE]
SEG44 [A TYPE]
SEG45 [A TYPE]
SEG46 [A TYPE]
SEG47 [A TYPE]
SEG48 [A TYPE]
SEG49 [A TYPE]
SEG50 [A TYPE]
SEG51 [A TYPE]
SEG52 [A TYPE]
SEG53 [A TYPE]
SEG54 [A TYPE]
SEG55 [A TYPE]
SEG56 [A TYPE]
SEG57 [A TYPE]
COORDINATES
X
Y
3009
1240
2919
2830
2740
2650
2561
2471
2381
2291
2202
2112
2022
1933
1843
1753
1664
1574
1484
1394
1305
1215
1125
1036
946
856
767
677
587
497
408
318
228
139
49
–41
–130
–220
–310
–400
–489
–579
–669
–758
–848
–938
–1027
–1117
–1207
–1297
–1386
–1476
No.
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
PAD
Name [BUMP TYPE]
SEG58 [A TYPE]
SEG59 [A TYPE]
SEG60 [A TYPE]
SEG61 [A TYPE]
SEG62 [A TYPE]
SEG63 [A TYPE]
SEG64 [A TYPE]
SEG65 [A TYPE]
SEG66 [A TYPE]
SEG67 [A TYPE]
SEG68 [A TYPE]
SEG69 [A TYPE]
SEG70 [A TYPE]
SEG71 [A TYPE]
SEG72 [A TYPE]
SEG73 [A TYPE]
SEG74 [A TYPE]
SEG75 [A TYPE]
SEG76 [A TYPE]
SEG77 [A TYPE]
SEG78 [A TYPE]
SEG79 [A TYPE]
SEG80 [A TYPE]
NC
[A TYPE]
NC
[A TYPE]
NC
[A TYPE]
NC
[B TYPE]
COMS2 [B TYPE]
*COM32 [B TYPE]
*COM31 [B TYPE]
*COM30 [B TYPE]
*COM29 [B TYPE]
*COM28 [B TYPE]
*COM27 [B TYPE]
*COM26 [B TYPE]
*COM25 [B TYPE]
COM24 [B TYPE]
COM23 [B TYPE]
COM22 [B TYPE]
COM21 [B TYPE]
COM20 [B TYPE]
COM19 [B TYPE]
COM18 [B TYPE]
COM17 [B TYPE]
COMS2 [B TYPE]
SEGSA [B TYPE]
SEGSB [B TYPE]
SEGSC [B TYPE]
SEGSD [B TYPE]
SEGSE [B TYPE]
COMSA [B TYPE]
COORDINATES
X
Y
–1566
1240
–1655
–1745
–1835
–1924
–2014
–2104
–2194
–2283
–2373
–2463
–2552
–2642
–2732
–2821
–2911
–3001
–3091
–3180
–3270
–3360
–3449
–3539
–3704
–3810
–3915
–4191
1251
1131
1041
951
861
772
682
592
503
413
323
234
144
54
–36
–125
–215
–305
–394
–497
–617
–737
–858
–978
–1098
(FS*)
: This is a FUSE adjusting pin. Set it in the floating state.
CK pin : Fix it to VDD when it is not used.
*: Don’t connect COM25 to COM32.
Rev. 2.1
EPSON
6–7
S1D12400
Series
S1D12400 Series
S1D12400 Series
<S1D12402
****>
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
6–8
PAD
Name [BUMP TYPE]
NC
[B TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
A0
[C TYPE]
WR
[C TYPE]
CS
[C TYPE]
D7
[C TYPE]
D6
[C TYPE]
D5
[C TYPE]
D4
[C TYPE]
D3
[C TYPE]
D2
[C TYPE]
D1
[C TYPE]
D0
[C TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
[D TYPE]
VDD
VSS
[D TYPE]
VSS
[D TYPE]
V5
[D TYPE]
V5
[D TYPE]
V4
[D TYPE]
V4
[D TYPE]
V3
[D TYPE]
V3
[D TYPE]
V2
[D TYPE]
V2
[D TYPE]
V1
[D TYPE]
V1
[D TYPE]
V0
[D TYPE]
V0
[D TYPE]
VR
[D TYPE]
VR
[D TYPE]
VOUT
[D TYPE]
[D TYPE]
VOUT
CAP2– [D TYPE]
CAP2– [D TYPE]
CAP2+ [D TYPE]
CAP2+ [D TYPE]
CAP1– [D TYPE]
CAP1– [D TYPE]
CAP1+ [D TYPE]
CAP1+ [D TYPE]
VSS
[D TYPE]
VSS
[D TYPE]
VSS2
[D TYPE]
VSS2
[D TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
VDD
[D TYPE]
CK
[C TYPE]
VS1
[C TYPE]
VSS
[C TYPE]
COORDINATES
X
Y
–4191
–1250
–3941
–1237
–3836
–3555
–3403
–3283
–3163
–3043
–2922
–2802
–2682
–2562
–2441
–2321
–2201
–2089
–1999
–1909
–1820
–1730
–1641
–1551
–1461
–1371
–1282
–1192
–1102
–1013
–923
–833
–744
–654
–564
–474
–385
–295
–205
–116
–26
64
153
243
333
423
512
602
692
781
871
961
1050
1183
1303
1423
No.
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
EPSON
PAD
Name [BUMP TYPE]
P/S
[C TYPE]
VDD
[C TYPE]
IF
[C TYPE]
VSS
[C TYPE]
C86
[C TYPE]
VDD
[C TYPE]
RES
[C TYPE]
VDD
[C TYPE]
(FSA)
[C TYPE]
(FSB)
[C TYPE]
(FSC)
[C TYPE]
(FS0)
[C TYPE]
(FS1)
[C TYPE]
(FS2)
[C TYPE]
(FS3)
[C TYPE]
VDD
[C TYPE]
VDD
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[C TYPE]
NC
[B TYPE]
COMSA [B TYPE]
SEGSF [B TYPE]
SEGSG [B TYPE]
SEGSH [B TYPE]
SEGSI [B TYPE]
SEGSJ [B TYPE]
COMS1 [B TYPE]
COM1 [B TYPE]
COM2 [B TYPE]
COM3 [B TYPE]
COM4 [B TYPE]
COM5 [B TYPE]
COM6 [B TYPE]
COM7 [B TYPE]
COM8 [B TYPE]
COM9 [B TYPE]
COM10 [B TYPE]
COM11 [B TYPE]
COM12 [B TYPE]
COM13 [B TYPE]
COM14 [B TYPE]
COM15 [B TYPE]
COM16 [B TYPE]
COMS1 [B TYPE]
NC
[B TYPE]
NC
[A TYPE]
NC
[A TYPE]
SEG1
[A TYPE]
SEG2
[A TYPE]
SEG3
[A TYPE]
SEG4
[A TYPE]
SEG5
[A TYPE]
SEG6
[A TYPE]
COORDINATES
X
Y
1543
–1237
1664
1784
1904
2024
2145
2265
2385
2505
2636
2767
2897
3028
3159
3289
3420
3550
3689
3794
3899
4191
–1250
–1098
–978
–858
–737
–617
–497
–394
–305
–215
–125
–36
54
144
234
323
413
503
592
682
772
861
951
1041
1131
1251
3915
1240
3810
3547
3458
3368
3278
3188
3099
Rev. 2.1
No.
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
PAD
Name [BUMP TYPE]
SEG7
[A TYPE]
SEG8
[A TYPE]
SEG9
[A TYPE]
SEG10 [A TYPE]
SEG11 [A TYPE]
SEG12 [A TYPE]
SEG13 [A TYPE]
SEG14 [A TYPE]
SEG15 [A TYPE]
SEG16 [A TYPE]
SEG17 [A TYPE]
SEG18 [A TYPE]
SEG19 [A TYPE]
SEG20 [A TYPE]
SEG21 [A TYPE]
SEG22 [A TYPE]
SEG23 [A TYPE]
SEG24 [A TYPE]
SEG25 [A TYPE]
SEG26 [A TYPE]
SEG27 [A TYPE]
SEG28 [A TYPE]
SEG29 [A TYPE]
SEG30 [A TYPE]
SEG31 [A TYPE]
SEG32 [A TYPE]
SEG33 [A TYPE]
SEG34 [A TYPE]
SEG35 [A TYPE]
SEG36 [A TYPE]
SEG37 [A TYPE]
SEG38 [A TYPE]
SEG39 [A TYPE]
SEG40 [A TYPE]
SEG41 [A TYPE]
SEG42 [A TYPE]
SEG43 [A TYPE]
SEG44 [A TYPE]
SEG45 [A TYPE]
SEG46 [A TYPE]
SEG47 [A TYPE]
SEG48 [A TYPE]
SEG49 [A TYPE]
SEG50 [A TYPE]
SEG51 [A TYPE]
SEG52 [A TYPE]
SEG53 [A TYPE]
SEG54 [A TYPE]
SEG55 [A TYPE]
SEG56 [A TYPE]
SEG57 [A TYPE]
COORDINATES
X
Y
3009
1240
2919
2830
2740
2650
2561
2471
2381
2291
2202
2112
2022
1933
1843
1753
1664
1574
1484
1394
1305
1215
1125
1036
946
856
767
677
587
497
408
318
228
139
49
–41
–130
–220
–310
–400
–489
–579
–669
–758
–848
–938
–1027
–1117
–1207
–1297
–1386
–1476
No.
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
PAD
Name [BUMP TYPE]
SEG58 [A TYPE]
SEG59 [A TYPE]
SEG60 [A TYPE]
SEG61 [A TYPE]
SEG62 [A TYPE]
SEG63 [A TYPE]
SEG64 [A TYPE]
SEG65 [A TYPE]
SEG66 [A TYPE]
SEG67 [A TYPE]
SEG68 [A TYPE]
SEG69 [A TYPE]
SEG70 [A TYPE]
SEG71 [A TYPE]
SEG72 [A TYPE]
SEG73 [A TYPE]
SEG74 [A TYPE]
SEG75 [A TYPE]
SEG76 [A TYPE]
SEG77 [A TYPE]
SEG78 [A TYPE]
SEG79 [A TYPE]
SEG80 [A TYPE]
NC
[A TYPE]
NC
[A TYPE]
NC
[A TYPE]
NC
[B TYPE]
COMS2 [B TYPE]
*COM32 [B TYPE]
*COM31 [B TYPE]
*COM30 [B TYPE]
*COM29 [B TYPE]
*COM28 [B TYPE]
*COM27 [B TYPE]
*COM26 [B TYPE]
*COM25 [B TYPE]
*COM24 [B TYPE]
*COM23 [B TYPE]
*COM22 [B TYPE]
*COM21 [B TYPE]
*COM20 [B TYPE]
*COM19 [B TYPE]
*COM18 [B TYPE]
*COM17 [B TYPE]
COMS2 [B TYPE]
SEGSA [B TYPE]
SEGSB [B TYPE]
SEGSC [B TYPE]
SEGSD [B TYPE]
SEGSE [B TYPE]
COMSA [B TYPE]
COORDINATES
X
Y
–1566
1240
–1655
–1745
–1835
–1924
–2014
–2104
–2194
–2283
–2373
–2463
–2552
–2642
–2732
–2821
–2911
–3001
–3091
–3180
–3270
–3360
–3449
–3539
–3704
–3810
–3915
–4191
1251
1131
1041
951
861
772
682
592
503
413
323
234
144
54
–36
–125
–215
–305
–394
–497
–617
–737
–858
–978
–1098
(FS*)
: This is a FUSE adjusting pin. Set it in the floating state.
CK pin : Fix it to VDD when it is not used.
*: Don’t connect COM17 to COM32.
Rev. 2.1
EPSON
6–9
S1D12400
Series
S1D12400 Series
S1D12400 Series
5. PIN DESCRIPTION
Power Supply Pins
Pin name
I/O
Description
No. of Pins
Substrate potential
IC board is based on VDD potential. To lock the board potential with VDD.
VDD
Power supply Connected to the logic power supply. This is used in common with
6
the MPU power pin VCC.
VSS
Power supply 0 V power pin that is connected to system GND.
4
V0, V1
Power supply Multi-level power supply for liquid crystal drive.
6
V2, V3
The voltage determined for the liquid crystal cell is applied by
V4, V5
resistance-division or impedance conversion by operational
amplifier. The potential is determined on VDD and the following
relations must be observed.
VDD = V0 ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5
VDD ≥ V5 ≥ VOUT
VDD ≥ VSS ≥ VSS2 ≥ VOUT
When the built-in power supply is ON, the following voltages are
given to V1 to V4 by command selection.
V1 = 1/5 V5
1/4 V5
V2 = 2/5 V5
2/4 V5
V3 = 3/5 V5
2/4 V5
V4 = 4/5 V5
3/4 V5
VS1
O
Supply voltage output pin for oscillating circuit.
1
Don’t connect a load to the outside.
LCD Power Circuit Pins
Pin name
CAP1+
I/O
O
CAP1–
O
CAP2+
O
CAP2–
O
VOUT
O
VR
I
VSS2
I
6–10
Description
Boosting condenser positive side connecting pin.
Condenser is connected with the CAP1– pin.
Boosting condenser negative side connecting pin.
Condenser is connected with the CAP1+ pin.
Boosting condenser positive side connecting pin.
Condenser is connected with the CAP2– pin.
A boosting condenser negative side connecting pin.
Condenser is connected with the CAP2+ pin.
Output pin for boosting. Smoothing condenser is connected
with VDD.
Voltage adjusting pin. Voltage between VDD and V5 is given by
resistance-division.
Boosting power pin. The voltage between VDD and VSS2 is
boosted by a specified multiple.
EPSON
No. of Pins
1
1
1
1
1
1
1
Rev. 2.1
S1D12400 Series
System Bus Connecting Pins
I/O
I
Description
8-bit input data bus which is connected to the 16-bit standard MPU
data bus.
Pin D7 and pin D6 function as a serial data input and a serial clock
input at P/S = LOW, respectively.
Pin
P/S C86 IF
Mode
Serial I/F LOW HIGH or LOW —
68I/F 8bit HIGH HIGH HIGH
68I/F 4bit HIGH HIGH LOW
80I/F 8bit HIGH LOW HIGH
80I/F 4bit HIGH LOW LOW
A0
I
RES
I
C86
I
CS
I
WR
(E)
I
P/S
I
IF
I
CK
I
Rev. 2.1
D7
D6
D5
D4
D3-D0 CS
A0
WR
SI SCL OPEN OPEN OPEN CS
D7 D6 D5
D4 D3-D0 CS
D7 D6 D5
D4 OPEN CS
D7 D6 D5
D4 D3-D0 CS
D7 D6 D5
D4 OPEN CS
A0
A0
A0
A0
A0
—
E
E
WR
WR
C86: An MPU selecting pin
OPEN: OPEN is allowable, but it is recommend to fix it to one of
potentials as a matter of noise-resistance characteristic.
—:Either HIGH or LOW is allowable, but the potential should be fixed.
Usually used to distinguish data from a command to which the LSB
of the MPU address bus is connected.
LOW : Indicates that D0 to D7 are of a command.
HIGH : Indicates that D0 to D7 are of data.
Reset pin for initializing the whole IC. Be sure to input it once when
the power supply is turned on. A reset operation is performed at the
LOW level of the RES signal.
MPU selecting pin. Fix it to HIGH or LOW depending on the MPU to
be used.
LOW : 80 series MPU interface
HIGH : 68 series MPU interface
Chip selecting pin. Usually, it inputs a signal that is obtained by
decoding an address signal. Chip selection is enabled at the LOW
level.
<When the 80 series MPU is selected> Active LOW
A pin for connecting the WR signal of the 80 series MPU.
The signal on the data bus is latched at the rise of the WR signal.
<When the 68 series MPU is connected> Active HIGH
Becomes an enable clock input of the 68 series MPU.
A pin for selecting either serial interface or parallel interface.
LOW : Serial interface
HIGH : Parallel interface
A data bit length selecting pin at parallel interface.
HIGH : 8-bit parallel interface
LOW : 4-bit parallel interface
At P/S = LOW, set pins D3 to D0 to VDD or VSS, or OPEN.
An external clock input pin.
When using the internal oscillating circuit, fix it to HIGH.
When using an external clock input, the internal oscillating circuit
must be turned off by command.
EPSON
No. of Pins
8
1
1
1
1
1
1
1
1
6–11
S1D12400
Series
Pin name
D7 (SI)
D6 (SCL)
D5 to D0
S1D12400 Series
Liquid Crystal Drive Circuit Signals
Dynamic Drive Pins [S1D12400]
Pin name
COM1 to
COM32
COMS1,
COMS2
SEG1 to
SEG80
I/O
Description
No. of Pins
O
Common signal output pins (for characters)
32
O
Common signal output pins (for others than characters)
COMS1, COMS2: Symbol output command output
4
O
Segment signal output pins (for characters)
80
Dynamic Drive Pins [S1D12401]
Pin name
COM1 to
COM24
COMS1,
COMS2
SEG1 to
SEG80
I/O
Description
No. of Pins
O
Common signal output pins (for characters)
16
O
Common signal output pins (for others than characters)
CMOS1, CMOS2: Symbol display common output
4
O
Segment signal output pins (for characters)
80
Dynamic Drive Pins [S1D12402]
Pin name
COM1 to
COM16
COMS1,
COMS2
SEG1 to
SEG80
I/O
O
O
Description
Common signal output pins (for characters)
(Keep COM17 to COM32 unconnected.)
Common signal output pins (for others than characters)
CMOS1, CMOS2: Symbol display common output
No. of Pins
16
4
O
Segment signal output pins (for characters)
80
I/O
O
Description
Common signal output pin (for static icons)
No. of Pins
2
O
Segment signal output pins (for static icons)
10
Static Drive Pins
Pin name
COMSA
SEGS
A to J
Note: For the electrode of the liquid crystal display panel connected to the static drive terminal, it is recommended
use the pattern separated from the electrode connected to the dynamic drive terminal. If this pattern is too
close, the liquid crystal and electrode may be deteriorated.
6–12
EPSON
Rev. 2.1
S1D12400 Series
6. FUNCTION DESCRIPTION
MPU Interfaces
In the S1D12400 series, an MPU type, interface bit length and interface method can be selected depending on pins IF, P/
S and C86.
Selection of MPU
In the S1D12400 series, when parallel input is selected (P/S = HIGH), pin C86 has an MPU selecting function.
When either HIGH or LOW is selected as the polarity of pin C86, the 80 series MPU or 68 series MPU can be selected
as shown in Table 1.
Selection of an interface bit length (8 bits, 4 bits) is performed by pin IF.
Table 1
MPU type Pin C86 state Polarity of RES function input
68 series
80 series
HIGH level
LOW level
LOW level active
A0
A0
A0
MPU connection
WR
CS
D0 to D7
E
CS
D0 to D7
WR
CS
D0 to D7
Selection of interface type
In the S1D12400 series, it is possible to select an 8-bit or 4-bit parallel interface or a serial interface that permits a data
transfer through a serial input (SI). As the selecting method, set the polarity of pins of P/S and IF to HIGH or LOW.
Interface Interface Selecting pin state
type bit length
P/S
IF
Parallel
8 bits
HIGH
HIGH
Parallel
4 bits
HIGH
LOW
Serial
1 bit
LOW HIGH or LOW
CS
CS
CS
CS
A0
A0
A0
A0
Pin state
WR D7 D6 D5 D4 D3 D2 D1 D0
WR D7 D6 D5 D4 D3 D2 D1 D0
WR D7 D6 D5 D4 OPEN or HIGH or LOW
HIGH or LOW SI SCL
OPEN or HIGH or LOW
Interface with 4-bit MPU
When data is transferred by a 4-bit interface (IF = 0), 8-bit commands, data and addresses are divided into 2 parts for
transfer. A timing example of the 80 series MPU is shown below.
CS
WR
D7 to D4
Upper (D7 to D4)
Lower (D3 to D0)
Note: For continuous writing, perform it after securing a time exceeding the system cycle time (tcyc).
Serial interface (P/S = LOW)
The serial interface consists of an 8-bit shift register and a 3-bit counter, and becomes ready to accept an SI input or SCL
input in the chip selected state (CS = LOW).
Unless any chip is selected, the shift register and the counter are reset to the initial state. (Refresh state)
Data is input in the order of D7, D6, .... D0 from the serial data input pin (SI) at the rise of the serial clock (SCL). At the
rising edge of the 8th serial clock, the data is converted into parallel data.
Whether the serial data input (SI) is display data or a command is identified and judged by A0 input. When A0 = HIGH,
the data becomes display data. When A0 = LOW, the data becomes a command. The A0 input is read and identified at
the rise of the 8 × nth serial clock (SCL) after chip selection.
Rev. 2.1
EPSON
6–13
S1D12400
Series
Table 2
S1D12400 Series
Fig. 1 shows a timing chart of the serial interface. In case of the SCL signal, extreme care should be taken about terminal
reflection and external noise due to a wiring length. Accordingly, it is recommended to make an operation check.
It is also recommended to periodically refresh the each command write state to prevent a malfunction from being caused
by noise.
CS
D7 (SI)
D7
D6 (SCL)
D6
1
2
D5
D4
3
4
D3
5
D2
6
D1
7
D0
8
D7
1
A0
Fig. 1 Serial Interface Input Timing
Identification of data bus signals
The S1D12400 series identifies each data bus signal by a combination of A0 and WR (E) as shown in Table 3.
Table 3
Common
A0
1
0
68 series
(E)
1
1
80 series
WR
0
0
Function
Writes into the RAM and symbol register.
Writes into the internal register (commands)
Chip select
The S1D12400 series has chip select pin CS. Only when CS = LOW, the MPU interface is enabled. In the other states
than the chip select state, D0 to D7 and A0, WR, SI, and SCL inputs are invalidated. When an serial input interface is
selected, the shift register and the counter are reset. However, the RES input can be performed regardless of the CS state.
Power Circuit
The power circuit built in the S1D12400 series is a low power consumption power circuit that generates a voltage required
for liquid crystal drive, and consists of a boosting circuit, voltage regulating circuit, and voltage follower.
The power circuit capacity is set for a small-scale liquid crystal panel.
In the case of a liquid crystal panel with a large display capacity, the display quality may be remarkably degraded. In this
case, an external power supply is required.
Functional selection is performed by power control commands.
Some parts of the external power supply and the internal power supply can be used together.
Table 4
Note 1
Note 2
Note 3
Boosting
circuit
●
×
×
×
Voltage regulating circuit
●
●
×
×
Voltage
follower
●
●
●
×
External
voltage input
VSS2
VOUT, VSS2
V5, VSS2
V1, V2, V3, V4, V5
Boosting
system pin
USE
OPEN
OPEN
OPEN
Note 1: When the boosting circuit is turned off, set the boosting system pins (CAP1+, CAP1–, CAP2+, CAP2–) to
OPEN so that liquid crystal drive voltages may be applied to the VOUT pin from the outside.
Note 2: When the voltage regulating circuit is not used with the boosting circuit OFF, set the VOUT pin and the
boosting system pins to OPEN and connect the V5 pin to give liquid crystal drive voltages from the outside.
Note 3: When all the built-in power supplies are turned off, liquid crystal drive voltages V1, V2, V3, V4, and V5 are
supplied from the outside and set the CAP1+, CAP1–, VSS2 and VOUT pins to OPEN.
6–14
EPSON
Rev. 2.1
S1D12400 Series
Boosting circuit
The S1D12400 series is provided with a boosting circuit
for triple boosting and double boosting for the potential
between VDD and VSS2.
For triple boosting, connect a capacitor between CAP1+
and CAP1–, between CAP2+ and CAP2–, and between
VDD and VOUT, and the VDD - VSS2 potential is tripleboosted to the negative side and output to the VOUT pin.
For double boosting, connect a capacitor between CAP1+
and CAP1– and between VDD and VOUT, set CAP2+ to
OPEN, and connect CAP2– to VOUT, and the VDD - VSS2
potential is double-boosted to the negative side and
output to the VOUT pin.
Because the boosting circuit uses signals from the
oscillator output, the internal oscillating circuit or the
external clock must be in operation.
The relation of boosting voltages is shown below.
Set the potential between the VDD and VSS2 to ensure that
the VOUT does not exceed the permissible operating
voltage range of VSS - VOUT (V5) when double or triple
boosted.
VDD
VDD
VOUT
VOUT
CAP2–
CAP2–
CAP2+
OPEN
CAP2+
CAP1–
CAP1–
CAP1+
CAP1+
VDD = 0V
.
S1D12400
Series
VDD = 0V
.
VSS2 =. –3V
VSS2 =. –3V
.
VOUT = 2VSS2 =. –6V
.
VOUT =. 3VSS2 = –9V
Potential relation of triple boosting voltages
Potential relation of double boosting voltages
* Set the VSS2 voltage range to ensure that VOUT terminal voltage does not exceed the permissible operating
voltage range of VSS - VOUT and absolute maximum rating.
Rev. 2.1
EPSON
6–15
S1D12400 Series
Voltage regulating circuit
The boosting voltage generated at VOUT is output as a
liquid crystal drive voltage of V5 through the voltage
regulating circuit.
The S1D12400 series is provided with a high-precision
constant-voltage source, a 32-step electronic volume
function, and a V5 voltage regulating resistor. This
permits constructing a high-precision voltage regulating
circuit with a small quantity of parts. The voltage
regulating circuit outputs VEV and has a temperature
gradient of about –0.05%.
As the V5 voltage regulating resistor, a built-in resistor or
an external resistor can be selected by command as a
matter of configuration.
[When using an external resistor (No use of V5 voltage regulating built-in resistor is set by command.)]
The V5 voltage can be obtained from the following expression 1 by adjusting resistors Ra and Rb within the range of
| V5 | < | VOUT |.
V5 = (1 + Rb ) • VEV .............................. 1
Ra
V0
VDD
VEV (constant-voltage source
+ electronic volume)
VR
R1
Ra
R2
+
V5
-
R3
Rb
[R1, R2 and R3 setup example]
• R1 + R2 + R3 = 1.2 MΩ (Determined by the current
value I05 flowing between VDD and V5. Supposing I05
≤ 5 µA)
• Minimum voltage of V5: –6 V (Determined by liquid
crystal characteristic)
• Variable voltage range by R2: –4 to –6 V (Determined
by the liquid crystal characteristic)
• When the electronic volume register is set to (0, 0, 0,
0, 0), VEV = 2.0 V (TYP). Accordingly, each resistor
value can be calculated by the above conditions and
expression 1 as follows.
6–16
In this case, VEV is determined by the constant-voltage
source in the IC and by setting the electronic volume.
When the electronic volume value is (00000), VREG ·=·
2.0 V, being constant.
For voltage adjustment of V5 output, connect a variable
resistor among V R, VDD, and V5. For fine voltage
adjustment of V5 output, it is recommended to combine
fixed resistors R1 and R3 with variable resistor R2.
R1 = 400 KΩ
R2 = 200 KΩ
R3 = 600 KΩ
Note 1: The input impedance of the VR pin is high, so
it is necessary to take a proper measure against
noise for short wiring and shielding wiring.
EPSON
Rev. 2.1
S1D12400 Series
[When using the V5 voltage regulating built-in resistor (Use of V5 voltage regulating built-in resistor is set by command.)]
When the V5 voltage regulating built-in resistor and the electronic volume function are used, the liquid crystal supply
voltage V5 can be controlled and the density of liquid crystal display can be controlled by commands only without adding
any external resistor.
The V5 voltage can be obtained by the following expression 2 by adjusting resistors Ra and Rb within the range of
| V5 | < | VOUT |.
V5 = (1 + Rb ) • VEV .............................. 2
Ra
In this case, VEV is determined by the constant-voltage source within the IC and by setting the electronic volume. When
the electronic volume value is (00000), VREG ·=· 2.0 V, being constant.
V0
The voltage range of the V5 output can be adjusted by
changing the built-in resistor ratio (1 + Rb/Ra) by
command. Reference values are shown in Table 5 and
Fig. 2.
VDD
VEV (constant-voltage source
+ electronic volume)
Table 5 V5 voltage regulating built-in resistor ratio
set values (reference values)
+
V5
-
Ra
Built-in Rb
Rb
(1 + Rb/Ra)
2.81
3.27
3.72
4.21
S1D12400
Series
Built-in Ra
Command
IR1
IR0
0
0
0
1
1
0
1
1
V5 voltage by V5 voltage regulating built-in resistor
ratio set value and electronic volume resistor value
(reference value)
[Fig. 2]
V5 voitage regulating built-in
resistor ratio set value (IRI. IRO)
–10
–9
(00)
(01)
(10)
(11)
–8
–7
V5[V]
–6
–5
–4
–3
–2
–1
0
0
8
16
Electronic volume resistor value(decimal)
24
32
Fig. 2
Rev. 2.1
EPSON
6–17
S1D12400 Series
• Voltage regulating circuit using the electronic volume
function
When the electronic volume function is used, the
liquid crystal drive voltage V5 can be controlled by the
command to adjust the density of liquid crystal display.
Regarding this method, set 5-bit data in the electronic
volume register, and the liquid crystal drive voltage
V5 can take one of 32 states of voltage value.
When the electronic volume function is used, the
voltage regulating circuit must be turned on by the
power control command.
[Constant setup example when using the electronic volume function]
V0
VDD
Ra
VREG
VR
• •
na
α
0
V5 = (1 + Rb ) × VEV
Ra
VEV
+
However: VEV = VREG – α
−
α = VREG / 150
Rb
V5
Table 6
No. Electronic volume register
0
(0, 0, 0, 0, 0)
1
(0, 0, 0, 0, 1)
2
(0, 0, 0, 1, 0)
3
(0, 0, 0, 1, 1)
•
•
•
•
30
(1, 1, 1, 1, 0)
31
(1, 1, 1, 1, 1)
α
0
1α
2α
3α
•
•
n-1α
nα
V5
Large
•
•
•
•
•
•
Small
When the electronic volume function is not used, set the electronic volume register to (0,0,0,0,0).
6–18
EPSON
Rev. 2.1
S1D12400 Series
Liquid crystal voltage generating circuit
The V5 potential is resistance-divided by the built-in
resistor of the IC or external resistors Ra and Rb,
generating potentials V1, V2, V3, and V4 required for
liquid crystal drive. Furthermore, potentials V1, V2, V3,
and V4 are impedance-converted by the voltage follower
and supplied to the liquid crystal drive circuit.
Regarding the liquid crystal drive voltage, the 1/5 bias or
1/4 bias can be selected by command. For liquid crystal
power pins, capacitors C2 for voltage stabilization must
be connected to pins V1 to V5 externally.
A reference circuit example of each case is shown below.
1 Using all of the boosting circuit, power regulating circuit, and voltage follower
[When using a V5 voltage regulating built-in resistor]
(Example of VSS2 = VSS, triple boosting)
[When using no V5 voltage regulating built-in resistor]
(Example of VSS2 = VSS, triple boosting)
**D****
C1
C1
C1
S1D124
VSS
VSS2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
C1
C1
C1
S1D124
VSS
VSS2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
**D****
R3
V5
VR
V5
VR
R2
R1
VDD, V0
C2
C2
C2
C2
C2
V1
V2
V3
V4
V5
VS1
(Example of VSS2 = VSS, double boosting)
C1
C1
S1D124
VSS
VSS2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
V1
V2
V3
V4
V5
VS1
S1D12400
Series
C2
C2
C2
C2
C2
VDD, V0
(Example of VSS2 = VSS, double boosting)
**D****
C1
C1
S1D124
VSS
VSS2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
**D****
R3
V5
VR
V5
VR
R2
R1
VDD, V0
C2
C2
C2
C2
C2
VDD, V0
C2
C2
C2
C2
C2
V1
V2
V3
V4
V5
VS1
V1
V2
V3
V4
V5
VS1
Reference set values: C1: 0.47 to 4.7 µF It is recommended to set optimum values suitable for the panel size in
C2: 0.1 to 4.7 µF capacitors C1 and C2 while watching the liquid crystal display and drive
waveforms.
Rev. 2.1
EPSON
6–19
S1D12400 Series
2 Using only the voltage regulating circuit and the voltage follower.
[When using a V5 voltage regulating built-in resistor]
(Example of VSS2 = VSS)
[When using no V5 voltage regulating built-in resistor]
(Example of VSS2 = VSS)
**D****
External
power
supply
**D****
External
power
supply
S1D124
VSS
VSS2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
S1D124
VSS
VSS2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
R3
V5
VR
V5
VR
R2
R1
VDD, V0
C2
C2
C2
C2
C2
VDD, V0
C2
C2
C2
C2
C2
V1
V2
V3
V4
V5
VS1
(Example of VSS2 = VSS)
(Example of VSS2 = VSS)
S1D124
VSS
VSS2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
S1D124
VSS
VSS2
CAP1+
CAP1–
CAP2+
CAP2–
VOUT
V5
VR
VR
VDD, V0
VDD, V0
V1
V2
V3
V4
V5
VS1
V1
V2
V3
V4
V5
VS1
**D****
External
power
supply
External
power
supply
**D****
C2
C2
C2
C2
C2
V1
V2
V3
V4
V5
VS1
Reference set values: C1: 0.47 to 4.7 µF It is recommended to set optimum values suitable for the panel size in
C2: 0.1 to 4.7 µF capacitors C1 and C2 while watching the liquid crystal display and drive
waveforms.
*1 Because the input impedance of the VR pin is high, use a short wire and a shielding wire.
*2 Determine C1 and C2 values depending on the size of the LCD panel to be driven. Set proper values that permit
stabilizing the liquid crystal drive voltages.
[Setting example] • Turn on the voltage regulating circuit and the voltage follower and give a voltage to VOUT from
the outside.
• Display a LCD heavy load pattern like horizontal stripes and determine a C2 value so that the
liquid crystal drive voltages (V1 to V5) may be stabilized. However, it is necessary to set the
same capacity value in C2 in every case.
• Next, turn on the built-in power supply and determine a C1 value.
*3 Connect a capacity between VDD and VSS for voltage stabilization.
6–20
EPSON
Rev. 2.1
S1D12400 Series
When driving a liquid crystal panel with heavy alternating
or direct current load using an internal power supply
circuit, we recommend that you connect an external
resistance in order to stabilize the level of the internal
voltage follower outputs V1, V2, V3 and V4.
S1D124
VDD, V0
**D****
C2
R4
R4
V1
Reference setting value: R4: 100 k ohm to 1 M ohm
V2
For resistance value R4, we recommend that you set it to
an optimum value according to the liquid crystal panel
indication and the drive waveform.
V3
V4
R4
R4
High power mode
The power circuit built-in the S1D12400 series is a LOW
power consumption type. (when the high power mode is
OFF)
Accordingly, in the case of a large load liquid crystal or
panel, the display quality may be degraded. In this case,
the display quality can be improved by entering HPM =
‘1’ by command. Before determining whether or not to
use this mode, it is recommended to make a display check
with a real machine.
In case the display quality cannot be improved
satisfactorily though the high power mode is set, a liquid
crystal drive power must be supplied from the outside.
Low Power Consumption Mode
The S1D12400 series is provided with the standby mode/
sleep mode to attain LOW power consumption in the
standby status of the unit.
● Standby mode
The standby mode is turned on and off by the power save
command and display off/booster circuit off command.
Only static icons can be displayed.
1. Liquid crystal display output
COM1 to COM32, COMS1, COMS2: VDD level
SEG1 to SEG80:
VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Can be
caused to come on by static drive.
Control the static icon display by SEGSA, B, C, D,
E, F, G, H, I, J, COMSA by the static icon RAM.
2. Contents of DDRAM, CGRAM, and symbol register
The written contents are kept in memory regardless
of the ON/OFF status of the standby mode.
3. The operation mode remains in the status provided
before execution of the standby mode. The internal
circuit for dynamic display output is stopped.
4. Oscillating circuit
For static display, the oscillating circuit must be ON.
Rev. 2.1
● Sleep mode
Turn off the power circuit and the oscillating circuit, set
‘0’ in all the data of the static icon register, and execute
the power save command.
Then, the sleep mode is set and the current consumption
can be reduced to a value close to the static current.
1. Liquid crystal display output
COM1 to COM32, COMS1, COMS2: VDD level
SEG1 to SEG80, SEGS1, 2, 4, 5:
VDD level
SEGSA, B, C, D, E, F, G, H, I, J, COMSA: Set ‘0’
in all the data of the static icon register and blink ON/
OFF (for static icons).
2. Contents of SSRAM, CGRAM and symbol register
The written contents can be kept in memory regardless
of the ON/OFF status of the sleep mode.
3. The operation mode remains in the status provided
before execution of the sleep mode. All the internal
circuits are stopped.
4. Power circuit and oscillating circuit
Turn off the built-in power supply and oscillating
circuit by the power save command and the power
control command.
* Caution: If the oscillating circuit is stopped with the
static icon register data and blinking kept off, previous
display will remain on the icon. To avoid this, be sure
to turn off the data and blinking before stopping the
oscillating circuit.
Reset Circuit
When the RES input becomes active, this LSI will be put
into the initial setup status. Resetting is performed at the
LOW level of the RES input signal.
● Initial setup status
1. Line scroll register
LS1, 0 = 0 : Scroll amount 0 line
2. Line blink control
EPSON
6–21
S1D12400
Series
V5
S1D12400 Series
3.
4.
5.
6.
7.
8.
9.
LB4 = 0 : DDRAM line 4 blink OFF
LB3 = 0 : DDRAM line 3 blink OFF
LB2 = 0 : DDRAM line 2 blink OFF
LB1 = 0 : DDRAM line 1 blink OFF
Vertical double-size display register
DD4 = 0 : Line 4 is displayed in standard form.
DD3 = 0 : Line 3 is displayed in standard form.
DD2 = 0 : Line 2 is displayed in standard form.
DD1 = 0 : Line 1 is displayed in standard form.
Display ON/OFF register
C=0
: Cursor OFF
B=0
: Blink OFF
D=0
: Display OFF
RE = 0
: Extended register OFF
Power save register
O=0
: Oscillating circuit OFF
PS = 0
: Power save OFF
Power control register
HPM = 0 : High power mode OFF
VC = 0
: Voltage regulating circuit OFF
VF = 0
: Voltage follower OFF
P=0
: Boosting circuit OFF
IRS = 1
: For built-in resistor
BAS = 0 : 1/5 bias
IR1,0 = 00 : Rb/Ra = small
System set register
CG = 0
: CGRAM not used
CS = 0
: Left shift
SS = 0
: Normal display
R1, 0 = 0 : Standard ROM + OPTION ROM1
Electronic volume
(0,0,0,0,0)
Static icon ON/OFF control
6–22
(SEGSA, B, C, D, E, F, G, H, I, J) =
(0,0,0,0,0,0,0,0,0,0): Display OFF
10. Static icon blink control
(SEGSA, B, C, D, E, F, G, H, I, J) =
(0,0,0,0,0,0,0,0,0,0): Blink OFF
As seen in MPU Interface, the RES pin inputs data at the
same timing as MPU resetting and performs initialization
concurrently with the MPU. However, if this pin is put
into the high impedance for a certain period after the
MPU bus and ports are reset, perform a reset input after
the input to the S1D12400 series is definitively set.
For the reset signal, it is necessary to input ‘0’ level
pulses at least for 10 µs as described in DC Characteristics.
The ordinary operation will be started in 1 µs or more
after the rising edge of the RES signal. When the RES pin
becomes active, each register will be cleared and set to
the above setup status.
If initialization is not executed by the RES pin when the
supply voltage is applied, a clear disable status may
appear.
In case the built-in liquid crystal power circuit is not
used, the RES input must be active when the external
liquid crystal power supply is turned on.
EPSON
Rev. 2.1
S1D12400 Series
7. COMMANDS
Table 7 shows a command table. The S1D12400 series identifies each data/command by a combination of A0 and
WR (E).
An extended command can be selected by the RE bit in the command.
Interpreting and executing commands are performed only at the internal timing. This permits high-speed processing.
Overview of Commands
Table 7
Power control
System set
Address control instructions
Data input instruction
Command name
Cursor Home
Display ON/OFF Control
Line Blink Control
Line Scroll Control
Static Icon Display Control
Static Icon Display Blink Control
Vertical Double-size Display Control
Power Save
Power Control (1)
Power Control (2)
Electronic Volume Control
System Set (1)
System Set (2)
DDRAM, Symbol Register
CGRAM
Data Write
RE
0
0/1
0
1
0
0
1
0/1
0
1
0
0
1
0
1
0/1
A0
0
0
0
0
1
1
0
0
0
0
1
0
0
0
0
1
WR
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
S1D12400
Series
Command type
Display control instructions
The execution time of each instruction is determined by the internal processing time of the S1D12400 series. Accordingly,
for executing an instruction, secure a time exceeding the cycle time (tcyc) and then execute the instruction.
Rev. 2.1
EPSON
6–23
S1D12400 Series
Table 8 S1D12400 Series Command Table
Command
(1) Cursor
Home/
Line
Scroll
Control
(2) Line
Blink/
Vertical
Doublesize
Display
Control
6–24
RE
0
A0
0
WR
0
D7
0
D6
0
1
0
0
0
0
Code
D5 D4
0
1
0
1
D3
*
D2
*
*
*
Function
D0
* Moves the cursor to the home position.
(Set the address to 30H.)
LS1 LS0 Specifies the number of display scrolls in units of line.
D1
*
LS1 LS0 Function
0
0 Scroll amount 0 line
0
1 One-line upward scroll
1
0 Two-line upward scroll
1
1 Three-line upward scroll
0
0
0
0
0
1
0
1
0
0
0
0
1
0
LB4 LB3 LB2 LB1 Exerts blink control for each specified line.
LB4 = 1 (Blinks the display for line 4 of DDRAM in
black-and-white reverse form.)
LB4 = 0 (Does not blink the display for line 4 of
DDRAM.)
LB3 = 1 (Blinks the display for line 3 of DDRAM in
black-and-white reverse form.)
LB3 = 0 (Does not blink the display for line 3 of
DDRAM.)
LB2 = 1 (Blinks the display for line 2 of DDRAM in
black-and-white-reverse form.)
LB2 = 0 (Does not blink the display for line 2 of
DDRAM.)
LB1 = 1 (Blinks the display for line 1 of DDRAM in
black-and-white reverse form.)
LB1 = 0 (Does not blink the display for line 1 of
DDRAM.)
DD4 DD3 DD2 DD1 Displays the specified DDRAM line in vertical doublesize form.
DD4 = 1(Displays the data for line 4 of DDRAM in
vertical double-size form.)
DD4 = 0(Displays the data for line 4 of DDRAM in
standard form.)
DD3 = 1(Displays the data for line 3 of DDRAM in
vertical double-size form.)
DD3 = 0( Displays the data for line 3 of DDRAM in
standard form.)
DD2 = 1(Displays the data for line 2 of DDRAM in
vertical double-size form.)
DD2 = 0(Displays the data for line 2 of DDRAM in
standard form.)
DD1 = 1(Displays the data for line 1 of DDRAM in
vertical double-size form.)
DD1 = 0(Displays the data for line 1 of DDRAM in
standard form.)
EPSON
Rev. 2.1
Command
(3) Display
ON/OFF/
Extended
Register
ON/OFF
Control
(4) Power
Save
Control
(5) Power
Control
(6) System
Set
Code
Function
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0/1 0
0
0
0
1
1
C
B RE D Sets cursor ON/OFF, cursor blink ON/OFF (B),
display ON/OFF (D), use/no-use of extended register
(RE), and electronic volume LBS (RE).
C= 1 (cursor ON)
C = 0 (cursor OFF)
B = 1 (blink ON)
B = 0 (blink OFF)
D = 1 (display ON)
D = 0 (display OFF)
RE = 1 (extended
RE = 0 (extended
register ON)
register OFF)
0/1 0
0
0
1
0
0
*
*
0
PS Sets power save ON/OFF (PS) and oscillating circuit
ON/OFF (O).
PS = 1 (power save ON) PS = 0 (power save OFF)
O = 1 (oscillation ON) O = 0 (oscillation OFF)
0
0
0
0
1
0
1 HPM VC VF P Sets high power mode ON/OFF (HPM), voltage
regulating circuit ON/OFF (VC), voltage follower ON/
OFF (VF), and boosting circuit ON/OFF (P).
HPM = 1 (high power
HPM = 0 (high power
mode ON)
mode OFF)
VC = 1 (voltage
VC = 0 (voltage
regulating
regulating
circuit ON)
circuit OFF)
VF = 1 (voltage
VF = 0 (voltage
follower ON)
follower OFF)
P = 1 (boosting
P = 0 (boosting
circuit ON)
circuit OFF)
1
0
0
0
1
0
1 IRS BAS IR1 IR0 Sets V5 voltage regulating resistor selection (IRS),
LCD bias set (BAS), and V5 voltage regulating built-in
resistor ratio set (IR1, IR0).
IRS = 1 (use of builtIRS = 0 (no use of builtin resistor)
in resistor)
BAS = 1 (1/4 bias)
BAS = 0 (1/5 bias)
(IR1, IR0) =
... (Rb/Ra ratio
(11, 10, 01, 00)
large to small)
0
0
0
0
1
1
0
R1 R0 CS CG Sets ROM option (R1, R0), use/no use of CGRAM
(CG), and COM shift direction (CS)
CG = 1 (use of
CG = 0 (no use of
CGRAM)
CGRAM)
CS = 1 (right shift)
CS = 0 (left shift)
R1
0
0
1
1
(7) RAM
Address
Set
Rev. 2.1
1
0
0
0
1
1
0
*
*
0
0
0
1
ADDRESS
1
0
0
1
ADDRESS
SS
EPSON
*
R0
0
1
0
1
Function
Standard ROM + OPTION ROM1
Standard ROM + OPTION ROM2
Standard ROM + OPTION ROM3
Standard ROM + OPTION ROM4
Sets the normal/reverse display (SS) of each segment
character.
SS = 1 (reverse)
SS = 0 (normal)
Sets the address of DDRAM, static icon RAM or
electronic volume RAM.
Sets the address of CGRAM or symbol register RAM.
6–25
S1D12400
Series
S1D12400 Series
S1D12400 Series
Command
(8) RAM
Data
Write
(9) NOP
(10) Test
Mode
Code
Function
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0/1 1
0
DATA
Writes data into the DDRAM, CGRAM, symbol
register RAM, static icon RAM or electronic volume
RAM.
This is determined by the address set instruction
executed immediately before writing data.
0/1 0
0
0
0
0
0
0
0
0
0 A command for NON-OPERATION. This also serves
as a test mode clear command, so it is recommended
to input it periodically.
0/1 0
0
0
0
0
0
*
*
*
* A command for IC chip test. Don’t use this command.
Description of Command Functions
Cursor home
Function: Presets the address counter to 30H. Only
when the previous RAM access is made to
the area of RE = 0 of the RAM map, the
cursor is moved to digit 1 on line 1 if the
cursor is displayed.
If line scroll is set, it is cleared to the scroll
amount = 0 line.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 0 0 0 1 * * * *
∗ : Don't Care
6–26
Line scroll control
Function: Controls the display scroll amount for each
line.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 0 0 1 * * LS1 LS0
∗ : Don't Care
LS1 LS0
Function
0
0
Scroll amount 0 line
Scrolls 1 line upward.
0
1
(display line 1 from DDRAM line 2)
Scrolls 2 lines upward.
1
0
(display line 1 from DDRAM line 3)
Scrolls 3 lines upward.
1
1
(display line 1 from DDRAM line 4)
EPSON
Rev. 2.1
S1D12400 Series
• When 2-line scroll has been performed upward at the 4-line display
[Before line scroll]
Display line 1
30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH
Display line 2
40H 41H 42H 43H 44H 45H 46H 47H 48H 49H 4AH 4BH 4CH 4DH 4EH 4FH
Display line 3
50H 51H 52H 53H 54H 55H 56H 57H 58H 59H 5AH 5BH 5CH 5DH 5EH 5FH
Display line 4
60H 61H 62H 63H 64H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH 6FH
70H 71H 72H 73H 74H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH 7EH 7FH
XXH
• •
DDRAM
address area
• •
Display area
:
DDRAM address
• •
DDRAM
address area
• •
Display area
[After line scroll]
Display line 4
30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH
Display line 1
50H 51H 52H 53H 54H 55H 56H 57H 58H 59H 5AH 5BH 5CH 5DH 5EH 5FH
Display line 2
60H 61H 62H 63H 64H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH 6FH
Display line 3
70H 71H 72H 73H 74H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH 7EH 7FH
Rev. 2.1
EPSON
XXH
:
DDRAM address
6–27
S1D12400
Series
40H 41H 42H 43H 44H 45H 46H 47H 48H 49H 4AH 4BH 4CH 4DH 4EH 4FH
S1D12400 Series
• When 2-line scroll has been performed upward at the 2-line display [(LS1, LS2) = (1, 0)]
[Before line scroll]
Display line 1
30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH
Display line 2
40H 41H 42H 43H 44H 45H 46H 47H 48H 49H 4AH 4BH 4CH 4DH 4EH 4FH
• •
DDRAM
address area
• •
Display area
50H 51H 52H 53H 54H 55H 56H 57H 58H 59H 5AH 5BH 5CH 5DH 5EH 5FH
60H 61H 62H 63H 64H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH 6FH
70H 71H 72H 73H 74H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH 7EH 7FH
XXH
:
DDRAM address
• •
DDRAM
address area
• •
Display area
[After line scroll]
30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 3AH 3BH 3CH 3DH 3EH 3FH
40H 41H 42H 43H 44H 45H 46H 47H 48H 49H 4AH 4BH 4CH 4DH 4EH 4FH
Display line 1
50H 51H 52H 53H 54H 55H 56H 57H 58H 59H 5AH 5BH 5CH 5DH 5EH 5FH
Display line 2
60H 61H 62H 63H 64H 65H 66H 67H 68H 69H 6AH 6BH 6CH 6DH 6EH 6FH
70H 71H 72H 73H 74H 75H 76H 77H 78H 79H 7AH 7BH 7CH 7DH 7EH 7FH
Line blink display control
Function: Displays the specified line in back-and-while
reverse form.
The specified line corresponds to the address
line of the DDRAM.
(Not the display line)
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 0 0 1 0 LB4 LB3 LB2 LB1
• Displays the specified line of the DDRAM in blackand-white form by setting LB4 to LB1.
LB4
= 0 : Displays the data for line 4 of
the DDRAM in standard form.
(no blink)
[DDRAM 60H to 6FH]
LB4
= 1 : Displays the data for line 4 of
DDRAM in black-and-white
reverse blink form.
[DDRAM 60H to 6FH]
LB3
= 0 : Displays the data for line 3 of
the DDRAM in standard form.
(no blink)
[ DDRAM 50H to 5FH]
6–28
LB3
=1
LB2
=0
LB2
=1
LB1
=0
LB1
=1
XXH
:
DDRAM address
: Displays the data for line 3 of
the DDRAM in black-and-white
reverse blink form.
[DDRAM 50H to 5FH]
: Displays the data for line 2 of
the DDRAM in standard form.
(no blink)
[DDRAM 40H to 4FH]
: Displays the data for line 2 of
the DDRAM in black-and-white
reverse blink form.
[DDRAM 40H to 4FH]
: Displays the data for line 1 of
the DDRAM in standard form.
(no blink)
[DDRAM 30H to 3FH]
: Displays the data for line 1 of
the DDRAM in black-and-white
reverse blink form.
[DDRAM 30H to 3FH]
• fBLINK = 1 to 2Hz.
• Blinking is performed at the same frequency as cursor
blink.
If blinking is caused to occur at the same time, the
cursor position will be hard to know.
EPSON
Rev. 2.1
S1D12400 Series
Vertical double-size display control
Function: Displays the specified line in vertical doublesize form.
The specified line corresponds to the address
of the DDRAM.
(Not the display line)
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 0 1 0 DD4 DD3 DD2 DD1
=0
DD3
=1
DD2
=0
DD2
=1
DD1
=0
DD1
=1
: Displays the data for line 3 of
the DDRAM in standard form.
[DDRAM 50H to 5FH]
: Displays the data for line 3 of
the DDRAM in vertical doublesize form.
[DDRAM 50H to 5FH]
: Displays the data for line 2 of
the DDRAM in standard form.
[DDRAM 40H to 4FH]
: Displays the data for line 2 of
the DDRAM in vertical doublesize form.
[DDRAM 40H to 3FH]
: Displays the data for line 1 of
the DDRAM in standard form.
[DDRAM 30H to 3FH]
: Displays the data for line 1 of
the DDRAM in vertical doublesize form.
[DDRAM 30H to 3FH]
S1D12400
Series
• Displays the specified line of the DDRAM in vertical
double-size form by setting DD4 to DD1.
DD4
= 0 : Displays the data for line 4 of
the DDRAM in standard form.
[DDRAM 60H to 6FH]
DD4
= 1 : Displays the data for line 4 of
the DDRAM in vertical doublesize form.
[DDRAM 60H to 6FH]
DD3
Rev. 2.1
EPSON
6–29
S1D12400 Series
• Example of vertical double-size display
An example of 4-line display will be cited for explanation.
1 [Initial status]
2 [Set DD4, DD3, DD2, DD1 = 1010.]
3 [1-line scroll]
30H • • • • • • 3FH
30H • • • • • • 3FH
30H • • • • • • 3FH
40H • • • • • • 4FH
40H • • • • • • 4FH
40H • • • • • • 4FH
60H • • • • • • 6FH
50H • • • • • • 5FH
50H • • • • • • 5FH
70H • • • • • • 7FH
60H • • • • • • 6FH
60H • • • • • • 6FH
70H • • • • • • 7FH
70H • • • • • • 7FH
50H • • • • • • 5FH
Double size
display
Normal
display
4 [2-line scroll]
5 [3-line scroll]
30H • • • • • • 3FH
30H • • • • • • 3FH
40H • • • • • • 4FH
40H • • • • • • 4FH
XXH
6–30
50H • • • • • • 5FH
50H • • • • • • 5FH
60H • • • • • • 6FH
60H • • • • • • 6FH
70H • • • • • • 7FH
70H • • • • • • 7FH
EPSON
• • •
DDRAM area
• • •
Display area
:
DDRAM address
• In the status 3 , only the half of the vertical
double-size display appears because vertical
double-size display is specified for the DDRAM
address corresponding to display line 4.
Accordingly, when vertical double-size display
is specified every other line for 2 lines, half-lack
characters are displayed by line scroll.
Rev. 2.1
S1D12400 Series
• Example of vertical double-size display (characters)
[Standard display]
S1D12400
Series
[Vertical double-size display]
When the under-bar cursor is displayed, this will also be of double-size.
Rev. 2.1
EPSON
6–31
S1D12400 Series
Display ON/OFF control
Function: Sets both display and cursor ON/OFF, and
extended register access.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0/1 0 0 0 0 1 1 C B RE D
• Extended register access is specified by setting RE.
RE
= 0 : Extended register OFF
RE
= 1 : Extended register ON
• The relation between C/B register and cursor display
is shown in the following table.
C
0
0
1
1
• Display ON/OFF is specified by setting D.
D
= 0 : Display ON
D
= 1 : Display ON
• Character blink ON/OFF at the cursor position is
specified by setting B. However, when the cursor is
OFF, this bit is invalidated.
B
= 0 : Cursor blink OFF
B
= 1 : Cursor blink ON
• Cursor ON/OFF is specified by setting C.
C
= 0 : No display of cursor
C
= 1 : Display of cursor
B
0
1
0
1
Cursor display
No display (fixed)
No display (fixed)
Display of under-bar cursor
Alternate display of display characters
and black-and-white reversed display
characters
• Example of cursor display
(C, B) = (0, 0)
(1, 0)
(1, 1)
f Blink
The cursor display position is indicated by the address
counter. Accordingly, when moving the cursor, change
the address counter value by the RAM address set
command or the auto increment by the RAM data write
command.
To display the under-bar cursor when character data
(CGRAM) at the cursor position, the position
corresponding to the cursor position will be displayed in
black-and-white reverse form.
If the address counter is set to the symbol register
position at (C, B) = (1, 1), symbols can be caused to blink
selectively (every 5 dots because symbols correspond to
characters).
6–32
Power save
Function: Controls the oscillating circuit and sets and
resets the power save mode and the sleep
mode.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0/1 0 0 0 1 0 0 * * O PS
∗ : Don't Care
• Power save mode ON/OFF is specified by setting PS.
PS
= 0 : Power save OFF (reset)
PS
= 1 : Power save ON (set)
• Oscillating circuit ON/OFF is specified by setting O.
O
= 0 : Oscillating circuit OFF
(stop of oscillation)
O
= 1 : Oscillating circuit ON
(start of oscillation)
EPSON
Rev. 2.1
S1D12400 Series
Power control (1)
Function: Controls the operation of the built-in power
circuit.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 0 1 1 0 R1 R0 CS CG
• Boosting circuit ON/OFF is specified by setting P.
For operating the boosting circuit, the oscillating
circuit must be in operation.
P
= 0 : Boosting circuit OFF
P
= 1 : Boosting circuit ON
• Voltage follower ON/OFF is specified by setting VF.
VF
= 0 : Voltage follower OFF
VF
= 1 : Voltage follower ON
• Voltage regulating circuit ON/OFF is specified by
setting VC.
VC
= 0 : Voltage regulating circuit OFF
VC
= 1 : Voltage regulating circuit ON.
• High power mode ON/OFF is specified by setting
HPM.
HPM
= 0 : High power mode OFF
HPM
= 1 : High power mode ON
Power control (2)
Function: Controls the operation of the built-in power
circuit.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 1 0 1 IRS BAS IR1 IR0
∗ : Don't Care
• The relation of IR0 and option combinations is shown
in the following table.
IR1 IR0
0
0
0
1
1
0
1
1
R1
0
R0
0
0
1
1
0
1
1
ROM combination
Standard ROM (160 characters or
154 characters)
+ option ROM1 (96 characters)
Standard ROM (160 characters or
154 characters)
+ option ROM2 (96 characters)
Standard ROM (160 characters or
154 characters)
+ option ROM3 (96 characters)
Standard ROM (160 characters or
154 characters)
+ option ROM4 (96 characters)
• The COM shift direction is specified by setting CS.
CS
= 0 : COM left shift
(COM1 → COM32 →
COMS1 → COMS2)
CS
= 1 : COM right shift
(COM32 → COM1 →
COMS1 → COMS2)
• The use/no use of CGRAM is specified by setting CG.
CG
= 0 : No use of CGRAM
CG
= 1 : Use of CGRAM
System set (1)
Function: sets the normal/reverse display of SEG
characters.
This function operates for each character.
(1 + Rb/Ra)
Small
↓
Large
• Bias selection is performed by setting BAS.
BAS
= 0 : 1/5 bias
BAS
= 1 : 1/4 bias
• Either built-in V5 voltage regulating resistor or external
resistor (no use of built-in resistor) is selected by
setting IRS.
IRS
= 0 : No use of built-in resistor
IRS
= 1 : Use of built-in resistor
Rev. 2.1
• The relation of R1 and R0 combinations is shown in
the following figure.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 0 1 1 0 * * SS *
∗ : Don't Care
• The normal/reverse display of SEG is specified by
setting SS.
SS
= 0 : Normal display of SEG
SS
= 1 : Reverse display of SEG
• For the symbol register RAM output, only the normal
display is available.
EPSON
6–33
S1D12400
Series
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 0 1 0 1 HPM VC VF P
∗ : Don't Care
System set (1)
Function: Selects an option ROM and sets the common
shift direction and the use/no use of CGRAM.
S1D12400 Series
• Example of display (compared by the same mounting method)
ROM font
(SS, CS) = (0, 0)
(SS, CS) = (1, 0)
(SS, CS) = (0, 1)
(SS, CS) = (1, 1)
RAM address set (1) [DDRAM, static icon
RAM, electronic volume RAM]
RAM address set (2) [CGRAM, symbol register
RAM]
Function: Sets the address for writing data into the
DDRAM, static icon RAM (including blink
control), and electronic volume RAM in the
address counter. When the cursor appears, it
is displayed at the display position
corresponding to the DDRAM address set by
this command. (When the static icon RAM
or electronic volume RAM is specified, the
cursor disappears on the display.)
Function: Sets the address for writing data into the
CGRAM or symbol register RAM in the
address counter.
When the CGRAM address is set, the cursor
will disappear on the display. When the
symbol register RAM is set, the cursor moves
to the corresponding symbol position, causing
this symbol to blink selectively.
When the cursor home command is executed
immediately after execution of this instruction
(before execution of RAM Address Set (1)),
the cursor will not be displayed. (Because
the address is set at address 30H of RE-1 of
the RAM map.)
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0 0 0 1
ADDRESS
1 The settable address is the address 00H to 7FH in D6
to D0.
2 When writing data in the RAM, set the address for
writing data by this command. Next, when data is
written in succession, the address will be automatically
incremented. (00H to 7FH → 00H)
3 RE = 0, 09H is for testing. Be sure not to use it!
6–34
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
1 0 0 1
ADDRESS
1 The settable address of the address of 00H to 7FH in
D6 to D0.
2 When writing data in the RAM, set the address for
writing data by this command. Next, if data is written
in succession, the address will be automatically
incremented. (00H to 7FH → 00H)
3 RE = 1, 30H - 5FH i8s set to No Use. It is not
available.
EPSON
Rev. 2.1
S1D12400 Series
<Example of Address Set>
NO
Write in RAM?
YES
Set RE bit
Be sure to set the RE bit
and the address in a pair.
Set address
Write
YES
Note: When making access to the RAM after a
change of the RE bit, be sure to set the
address. If not, the contents of the RAM
will be abnormal on the display.
Write
completed?
NO
[S1D12400 RAM map] (4-line 16-digit display)
Low
High order
order
0XH
0
1
SI
2
3
4
SIB
5
6
Unused
7
8
9
EV TEST
1XH
Unused
2XH
Unused
3XH
DDRAM line 1
4XH
DDRAM line 2
5XH
DDRAM line 3
6XH
DDRAM line 4
7XH
DDRAM line 5
A
B
C
D
Symbol register:
COMS1, 2
For static icon:
COMSA, SEGSA - J
0XH
CGROM(00H)
CGROM(01H)
1XH
CGROM(02H)
CGROM(03H)
2XH
CGROM(04H)
CGROM(05H)
Unused
4XH
Unused
5XH
Unused
6XH
Symbol register
7XH
Symbol register
F
Unused
0
3XH
E
S1D12400
Series
RE
1
: Static icon RAM
SI
SIB : Static icon blink control RAM
EV : Electronic volume RAM
TEST : Testing register. Don't use it.
Rev. 2.1
EPSON
6–35
S1D12400 Series
[S1D12400 Series RAM map] (2-line 16-digit display)
Low
RE
High order
order
0XH
0
1
SI
2
3
4
SIB
5
6
Unused
7
8
9
A
B
Unused
2XH
Unused
3XH
DDRAM line 1
4XH
DDRAM line 2
5XH
DDRAM line 3
6XH
DDRAM line 4
7XH
DDRAM line 5
D
E
F
Unused
EV TEST
1XH
C
Symbol register:
COMS1, 2
For static icon:
COMSA, SEGSA - J
0
0XH
CGROM(00H)
CGROM(01H)
1XH
CGROM(02H)
CGROM(03H)
2XH
CGROM(04H)
CGROM(05H)
3XH
Unused
4XH
Unused
5XH
Unused
6XH
Symbol register
7XH
Symbol register
1
: Static icon RAM
SI
SIB : Static icon blink control RAM
EV : Electronic volume RAM
TEST : Testing register. Don't use it.
[Display range of each master]
The following shows the display range for the DDRAM area when the vertical double size is unspecified and scroll
amount is 0 line:
S1D12400 (4 lines by 16 columns)
1st line on display
2nd line on display
3rd line on display
4th line on display
RE = 0
RE = 0
RE = 0
RE = 0
30H to 3FH
40H to 4FH
50H to 5FH
60H to 6FH
S1D12401 (3 lines by 16 columns)
1st line on display
2nd line on display
3rd line on display
RE = 0
RE = 0
RE = 0
30H to 3FH
40H to 4FH
50H to 5FH
S1D12402 (2 lines by 16 columns)
1st line on display
2nd line on display
RE = 0
RE = 0
30H to 3FH
40H to 4FH
6–36
EPSON
Rev. 2.1
S1D12400 Series
RAM data write
Function: Writes data in the RAM areas of the DDRAM,
CGRAM, symbol register RAM, static icon
RAM, and electronic volume RAM.
Before this command, be sure to execute the
address set command.
After that, each time data is written, the
address will be automatically incremented.
(Regarding the RE bit, the contents set by the
command will be kept in memory.)
1 Data is written into the DDRAM, CGRAM, symbol
register RAM, static icon RAM, or electronic volume
RAM.
2 The address counter is automatically incremented by
1, so data can be written in succession. However, the
address counter advances from 00H to 7FH to 00H.
Accordingly, when writing data into the CGRAM,
take care not to write it at the addresses subsequent to
30H.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0/1 1 0
DATA
<Data write example>
An example of writing one line of data into the DDRAM continuously is shown below.
Set RAM address
NO
S1D12400
Series
Write data
End of 1 line?
Note: Before executing instructions in succession,
secure a time exceeding tCYC and then
execute them.
YES
NOP
Test mode
Function: A no-operation command. No operation is
performed functionally. However, because
a test mode reset function exists inside, the
test mode can be reset if the IC is put into this
mode by an effect of noise.
It is recommended to add this command at
each breakpoint of the program.
Function: An IC test mode set command. Don’t use it
in any case.
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0/1 0 0 0 0 0 0 * * * *
RE A0 WR D7 D6 D5 D4 D3 D2 D1 D0
0/1 0 0 0 0 0 0 0 0 0 0
Rev. 2.1
EPSON
6–37
S1D12400 Series
8. CHARACTER GENERATOR
Character Generator ROM (CGROM)
The S1D12400 series is provided with a character
generator ROM consisting of up to 544 types of characters.
Each character size is of a structure of 5 × 8 dots.
A character code table of the S1D12400 series is shown
in CGROM Table X to X. In this case, which of CGROM
and CGRAM should be used for the 6 characters of 00H
to 05H of the character code is specified by the system set
command.
The CGROM of the S1D12400 series is a mask ROM and
is compatible with the user’s own CGROM. Please ask
our sales department for further information.
Regarding a changed product of CGROM, the product
name is defined as follows:
Example: S1D12400D10B
↑
Digits corresponding to CGROM
pattern change
*
The following shows the standard font specified for S1D12400 series:
S1D12400D10B , S1D12400T00A
S1D12400D11B , S1D12400T00B
S1D12400D16B , S1D12400T00G
*
*
*
*
*
*
S1D12401D10B*, S1D12401T00A*
S1D12401D11B*, S1D12401T00B*
S1D12401D16B , S1D12401T00G
*
*
S1D12402D10B*, S1D12402T00A*
S1D12402D11B*, S1D12402T00B*
S1D12402D16B*, S1D12402T00G*
6–38
: JISS1 (Font A)
: ASCII (Font B)
: JISS2 (Font G)
: JISS1 (Font A)
: ASCII (Font B)
: JISS2 (Font G)
: JISS1 (Font A)
: ASCII (Font B)
: JISS2 (Font G)
EPSON
Rev. 2.1
S1D12400 Series
[JIS1: A Font]
Standard ROM Font
Lower 4 Bit of Code
0
H
i
g
h
e
r
4
B
i
t
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
0
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
C
o
d
e
0
Rev. 2.1
1
2
3
4
5
6
7
8
EPSON
9
A
B
C
D
E
S1D12400
Series
o
f
F
6–39
S1D12400 Series
OPTION ROM1 (when R1, R0 = 0, 0 is selected)
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
A
A
B
B
4
C
C
B
i
t
D
D
E
E
F
F
H
i
g
h
e
r
o
f
C
o
d
e
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
9
A
B
C
D
E
F
OPTION ROM2 (when R1, R0 = 0, 1 is selected)
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
A
A
B
B
4
C
C
B
i
t
D
D
E
E
F
F
H
i
g
h
e
r
o
f
C
o
d
e
0
6–40
1
2
3
4
5
6
7
8
EPSON
9
A
B
C
D
E
F
Rev. 2.1
S1D12400 Series
OPTION ROM3 (when R1, R0 = 1, 0 is selected)
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
A
A
B
B
4
C
C
B
i
t
D
D
E
E
F
F
H
i
g
h
e
r
o
f
C
o
d
e
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
9
A
B
C
D
E
F
S1D12400
Series
0
OPTION ROM4 (R1, R0 = 1,1 is selected)
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
A
A
B
B
4
C
C
B
i
t
D
D
E
E
F
F
H
i
g
h
e
r
o
f
C
o
d
e
0
Rev. 2.1
1
2
3
4
5
6
7
8
EPSON
9
A
B
C
D
E
F
6–41
S1D12400 Series
[CGROM Font (ASCII: Font B)]
Standard ROM Font
Lower 4 Bit of Code
0
H
i
g
h
e
r
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
0
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
4
B
i
t
o
f
C
o
d
e
0
6–42
1
2
3
4
5
6
7
EPSON
8
9
A
B
C
D
E
F
Rev. 2.1
S1D12400 Series
OPTION ROM1 (when R1, R0 = 0, 0 is selected)
Lower 4 Bit of Code
0
H
i
g
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
A
A
h
e
r
B
B
4
C
C
B
i
t
D
D
E
E
F
F
o
f
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
9
A
B
C
D
E
F
S1D12400
Series
C
o
d
e
OPTION ROM2 (when R1, R0 = 0, 1 is selected)
Lower 4 Bit of Code
0
H
i
g
1
2
3
4
5
6
7
8
A
A
h
e
r
B
B
4
C
C
B
i
t
D
D
E
E
F
F
o
f
C
o
d
e
0
Rev. 2.1
1
2
3
4
5
6
7
8
EPSON
9
A
B
C
D
E
F
6–43
S1D12400 Series
OPTION ROM3 (when R1, R0 = 1, 0 is selected)
Lower 4 Bit of Code
0
H
i
g
h
e
r
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
A
A
B
B
C
C
D
D
E
E
F
F
4
B
i
t
o
f
C
o
d
e
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
9
A
B
C
D
E
F
OPTION ROM4 (R1, R0 = 1,1 is selected)
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
H
i
g
h
e
r
A
A
B
B
4
C
C
B
i
t
D
D
E
E
F
F
o
f
C
o
d
e
0
6–44
1
2
3
4
5
6
7
8
EPSON
9
A
B
C
D
E
F
Rev. 2.1
S1D12400 Series
[CGROM Font (JISS2: Font G)]
Standard ROM Font
Lower 4 Bit of Code
0
H
i
g
h
e
r
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
0
0
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
4
o
f
C
o
d
e
0
Rev. 2.1
1
2
3
4
5
6
7
EPSON
8
9
A
B
C
D
E
F
6–45
S1D12400
Series
B
i
t
S1D12400 Series
OPTION ROM1 (when R1, R0 = 0, 0 is selected)
Lower 4 Bit of Code
0
H
i
g
h
e
r
4
B
i
t
o
f
C
o
d
e
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
A
A
B
B
C
C
D
D
E
E
F
F
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
9
A
B
C
D
E
F
OPTION ROM2 (when R1, R0 = 0, 1 is selected)
Lower 4 Bit of Code
0
H
i
g
h
e
r
1
2
3
4
5
6
7
8
A
A
B
B
C
C
D
D
E
E
F
F
4
B
i
t
o
f
C
o
d
e
0
6–46
1
2
3
4
5
6
7
8
EPSON
9
A
B
C
D
E
F
Rev. 2.1
S1D12400 Series
OPTION ROM3 (when R1, R0 = 1, 0 is selected)
Lower 4 Bit of Code
0
H
i
g
h
e
r
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
A
A
B
B
C
C
D
D
E
E
F
F
4
o
f
C
o
d
e
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
S1D12400
Series
B
i
t
OPTION ROM4 (R1, R0 = 1,1 is selected)
Lower 4 Bit of Code
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
H
i
g
h
e
r
A
A
B
B
4
C
C
B
i
t
D
D
E
E
F
F
o
f
C
o
d
e
0
Rev. 2.1
1
2
3
4
5
6
7
8
EPSON
9
A
B
C
D
E
F
6–47
S1D12400 Series
Character Generator RAM (CGRAM)
The S1D12400 series is provided with a CGROM that permits the user to program character patterns so as to attain a
character display with a high degree of freedom. When using the CGRAM, select Use of CGRAM by the system set
command. The CGRAM capacity is 240 bits having a structure of 5 × 8 dots and optional 6 types of patterns can be
registered.
The relation among CGRAM character patterns, CGRAM addresses, and character codes is shown below.
CGRAM data (character pattern)
Character display
Character
RAM Address
code
(CGRAM selection: RE = 1) D7
D0 SEG
00H
(00H to 07H)
0
*
*
*
0
1
1
1
1
02H
04H
(10H to 17H)
1
*
*
*
1
0
0
0
0
(20H to 27H)
2
*
*
*
1
0
0
0
0
3
*
*
*
0
1
1
1
1
4
*
*
*
0
0
0
0
1
5
*
*
*
0
0
0
0
1
6
*
*
*
1
1
1
1
0
7
*
*
*
0
0
0
0
0
01H
(08H to 0FH)
8
*
*
*
0
0
1
0
0
03H
(18H to 1FH)
9
*
*
*
0
0
1
0
0
05H
(28H to 2FH)
A
*
*
*
0
1
1
1
0
B
*
*
*
0
1
1
1
0
C
*
*
*
0
1
1
1
0
D
E
*
*
*
*
*
*
1
1
1
1
1
1
1
1
1
1
F
*
*
*
0
0
0
0
0
Unused
Character data
1: Display
0: No display
The character size of 5 × 8 can also be set. In this case, use the RAM of *7H, *FH of the CGRAM address. However,
when the under-bar cursor is used, the data of *7H, *FH is displayed in reverse form.
6–48
EPSON
Rev. 2.1
S1D12400 Series
Symbol Register RAM
The S1D12400 series is provided with a symbol register RAM that permits setting each symbol so that symbols may be
displayed individually on the screen.
The symbol register capacity is 160 bits in both S1D12400, S1D12401 and S1D12402 series and up to 160 symbols can
be displayed.
Each symbol can be blink-controlled in units of bit by using D7 and D6.
The relation among symbol register display patterns, RAM address and write data is shown by citing an example.
[S1D12400 (4-line 16-digit display), S1D12401 (2-line 16-digit display)]
15
1
2
3
4
5
71
75
76
80
65
151
155
156
160
S1D12400
Series
1
16
COMS1
COMS2
61
SEG1
2
3
4
SEG71
5
SEG76
75
80
Bits for symbol
RAM address [RE = 1]
D0
BONF IORH
*
1
2
3
4
5
1
BONF IORH
*
6
7
8
9
10
F
BONF IORH
*
76
77
78
79
80
0
BONF IORH
*
81
82
83
84
85
1
BONF IORH
*
86
87
88
89
90
BONF IORH
*
156
157
158
159
160
F
Rev. 2.1
• •
• •
70H to 7FH
• •
0
• •
60H to 6FH
D7
EPSON
6–49
S1D12400 Series
Note 1: When a symbol is 1.5 times as large as other bits, it is recommended to divide it into COMS1 and COMS2 for
driving.
D7 (BONF)
0
1
1
6–50
D6 (IORH)
*
0
1
Function
No blink
D4 to D0 blink in black-and-white reverse form.
The bits of “1” out of D4 to D0 blink.
fBLINK : 1 to 2Hz
EPSON
Rev. 2.1
S1D12400 Series
Static Icon RAM
The S1D12400 series can display static icons in the
standby mode.
Each of 10 icons can be set in respect of ON/OFF and
blink by using the pins of COMSA to SEGSA to J. The
relation between static icon functions and static icon
RAM write data is shown below.
Display
SI data
RAM address
[RE = 0]
OFF
D7 D6 D5 D4 D3 D2 D1 D0
01H
0
0
0
0
0
0
0
0
1
0
1
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
1
1
1
1
SEGSA
B
C
D
E
SEGSF
G
H
I
J
S1D12400
Series
00H
0
0
0
ON
For static icons, blink ON/OFF control can be exerted
independently for each pin.
RAM address
[RE = 0]
ISB data VS pin
Function
D7
D6
D5
D4
D3
D2
D1
D0
02H
SEGSA
SEGSB
SEGSC
SEGSD
SEGSE
03H
SEGSF
SEGSG
SEGSH
SEGSI
SEGSJ
Blink
1 = ON
0 = OFF
The following table shows a static icon ON/OFF function
and static icon blink control.
RAM address
[RE = 0]
SI data
Display
OFF
D7 D6 D5 D4 D3 D2 D1 D0
00H
1
0
1
1
0
02H
0
1
0
1
0
SEGSA
B
ON
C
D
E
fBLINK
fBLINK: 1 to 2Hz
<Cautions for static icon operation>
• Be sure to write static icon data when the oscillating circuit is on. If the data is written when the oscillating circuit
is off (Sleep Mode), previous display may remain and instantaneous lighting may occur.
• To perform resetting on the RES terminal except at the time of turning on power, turn off the static icon and blinking
in advance, then turn off the oscillating circuit. If resetting is performed when the static icon or blinking is on,
instantaneous lighting may be caused by stopping of the oscillating circuit.
Rev. 2.1
EPSON
6–51
S1D12400 Series
Electronic Volume RAM
The S1D12400 series is provided with an electronic
volume function that permits controlling the liquid crystal
drive voltage V5 and adjusting the density of liquid
crystal display. The electronic volume function can
select one of 32 states of the liquid crystal drive voltage
by writing 5-bit data into the electronic volume RAM.
When a V5 voltage regulating built-in resistor is used,
this function can attain a wider adjustment if the resistor
ratio set command is used together.
The relation between electronic volume set RAM
addresses and write data is shown below.
Electronic volume data
Function
Electronic
volume
RAMaddress
[RE=0]
D7
D6
D5
State
VEV
D4
D3
D2
D1
D0
0
0
0
0
0
0
VREG–0
0
0
0
0
1
1
VREG–α
0
0
0
1
0
2
VREG–2α
1
1
1
0
1
29
VREG–29α
1
1
1
1
0
30
VREG–30α
1
1
1
1
1
31
VREG–31α
T4
T2
T1
T0
–
For test
08H
09H
:Unused
α :α=VREG/150
Note :Address"09H"(RE=0)isusedfortest.Don'tuseit.
6–52
EPSON
Rev. 2.1
S1D12400 Series
9. ABSOLUTE MAXIMUM RATINGS
Item
Symbol
Standard value
Unit
VSS
–7.0 to +0.3
V
Supply voltage (1)
–7.0 to +0.3
Supply voltage (2)
Double boosting
VSS2
–7.0 to +0.3
Triple boosting
V
–6.0 to +0.3
Supply voltage (2)
V5, VOUT
–18.0 to +0.3
V
Supply voltage (3)
V1, V2, V3, V4
V5 to +0.3
V
Input voltage
VIN
VSS–0.3 to +0.3
V
Output voltage
VO
VSS–0.3 to +0.3
V
Operating temperature
Topr
–30 to +85
°C
–55 to +100
°C
Storage temperature
TCP
Tstr
Bare chip
–65 to +125
(VCC) VDD
VDD
(GND) VSS
[VSS2]
Notes: 1. All the voltage values are based on VDD = 0 V.
2. The voltages of V1, V2, V3, and V4 must always meet the condition of VDD ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5
and the condition of VDD ≥ V5 ≥ VOUT, VDD ≥ (VSS, VSS2) ≥ VOUT.
3. If the LSI is used exceeding the absolute maximum ratings, it may result in permanent destruction. It is
desirable to use the LSI in the condition of electric characteristics at ordinary operation. If this condition
is exceeded, a malfunction may be caused to the LSI, having a bad effect on its reliability.
*
$
#
$%&'(,-.
● Operating voltage range for VSS system (VSS and VSS2) and V5 system (V5)
Set the VSS2 to ensure that the VOUT does not exceed the following operating voltage range:
It applies when an external power supply is used. When using an internal power supply, make sure to set VSS in such
that VOUT may not exceed the operating voltage range of V5 system given below.
S1D12400
Series
V5
–16.0V
–16.0V
–10
–10
–5.4V
–5.4V
–1.8V
–5
–5.5V
–1.8V
–5.0V
–2
–3
–4
VSS–VDD[V]
–5
–6
EPSON
–1
–4.5V
–5.5V
–5
–1
Operating
range
V5–VDD[V]
–15
Operating
range
V5–VDD[V]
–15
Rev. 2.1
–5.5V
When 1/5 bias is used
–5.5V
When 1/4 bias is used
–2
–3
–4
VSS–VDD[V]
–5
–6
6–53
S1D12400 Series
10. DC CHARACTERISTICS
[VSS = –5.5 V to –1.8 V, Ta = –30 to 85°C unless otherwise specified]
Supply
voltage (1)
Supply
voltage (2)
Supply
voltage (3)
Item
Recommended
operation
Recommended
operation
Recommended
operation
Symbol
VSS
Condition
—
VSS2
—
V5
When 1/4 bias used
When 1/5 bias used
—
—
VSS = –2.4V to –1.8V
V1, V2
V3, V4
HIGH-level input voltage (1) VIHC
LOW-level input voltage (1)
VILC
HIGH-level input voltage (2) VIHC
VSS = –5.5V to –2.4V
LOW-level input voltage (2)
VILC
Input leak current
ILI
VIN = VDD or VSS
Liquid crystal driver ON
RON Ta=25°C
V5=–7.0V
resistance
∆V=0.1V
Static current consumption
IDDQ
—
Dynamic
IDD
During display V5=–6V no load
current
At standby
Oscillation ON,
consumption
power OFF
At sleep
Oscillation OFF,
power OFF
During access fcyc=200KHZ
Input pin capacity
CIN
Ta=25°C
f=1MHZ
Item
Frame frequency
External clock frequency
Symbol
fFR
fCK
fCK
fCK
Item
Symbol
Minimum reset pulse width
tRW
Reset start time
tRES
Min.
–3.6
–5.5
–3.6
–5.5
–16.0
–16.0
0.6×V5
V5
0.1×VSS
VSS
0.2×VSS
VSS
–1.0
—
Typ.
—
—
—
—
—
—
—
—
—
—
20
Max.
–2.4
–1.8
–2.4
–1.8
–5.0
–4.5
VDD
0.4×V5
VDD
0.9×VSS
VDD
0.8×VSS
1.0
40
—
—
—
0.1
—
—
5.0
80
20
µA
µA
µA
*3
COM,SEG
*4
VDD
VDD *5
VDD *6
—
—
5
µA
VDD
—
—
—
5.0
500
8.0
µA
pF
VDD *7
*3
Typ.
100
28.8
41.6
54.4
Max.
130
—
—
—
Unit Applicable pin
Hz *10
KHz *10 *11
KHz *10 *11
KHz *10 *11
Condition
Min.
Ta=25°C VSS=–3.0V
70
2-line display (S1D12402) —
3-line display (S1D12401) —
4-line display (S1D12400) —
—
Unit Applicable pin
V
VSS *1
V
V
V
V
V
V
V
V
V
µA
KΩ
VSS2
*2 *9
V5 *2
V1, V2
V3, V4
*3
Condition
—
—
Min.
10
—
Typ.
—
—
Max.
—
50
Unit Applicable pin
µs *8
ns *8
Condition
Double boosting
Triple boosting
Double boosting
Triple boosting
—
Min.
–5.5
–5.5
–11.0
–16.5
–16.5
Typ.
—
—
—
—
—
Max.
–1.8
–1.8
—
—
–5.4
Unit Applicable pin
V
VSS2
Dynamic system
Built-in power supply
Item
Input voltage
6–54
Boosting output
voltage
Voltage regulating
circuit operating voltage
Voltage follower
operating voltage
Reference voltage
Symbol
VSS2
VOUT
VOUT
V
VOUT
V
VOUT
V5
—
–16.0
—
–4.5
V
V5 *12
VREG
Ta = 25°C –0.05%/°C
–2.06
–2.0
–1.94
V
—
EPSON
Rev. 2.1
S1D12400 Series
Power
supply
*9: The boosting circuit performs boosting, using voltage
between the VDD and VSS2 as source voltage. Check
the VSS2 input voltage to ensure that it does not
exceed V OUT absolute maximum rating, or the
operating voltage range of the VSS system (VSS) and
V5 system (V5).
*10: Frequency f OSC of the internal circuit drive
oscillating circuit and boosting clock fBST vary
according to the type. The following shows the
relationship between the oscillating circuit fOSC and
boosting clock f BST:
• fOSC = (number of digits) × (1/duty) × fFR
• fBST = (1/2) × (1/number of digits) × fOSC
*11: Enter the following input when performing
operations by the external clock, without using the
built-in oscillating circuit:
• Duty = (th/tOSC) × 100 = 20 to 30%
• fOSC = 1/tOSC
tOSC
th
*12: Adjust the V5 voltage regulating circuit within the
voltage follower operating voltage range.
S1D12400
Series
*1: The wide operating voltage range is guaranteed
except the case where a sudden voltage change
occurs during MPU access.
In the low-supply voltage data holding characteristic,
it is applied in the sleep mode and MPU access
cannot be guaranteed
*2: At triple boosting, take care about supply voltage
VSS2 so that it may not exceed the V5 operating
voltage range.
*3: D0 to D5, D6 (SCL), D7 (SI), A0, RES, CS, WR (E),
P/S, IF. C86. CK
*4: This is a resistance value when a voltage of 0.1 V is
applied between output pins SEGn, SEGSn, COMn,
and COMSn, and each power pin (V1, V2, V3, V4).
This is specified within the range of operating
voltage (2).
RON = 0.1 V / ∆I
(∆I: A current flowing when 0.1 V is
applied between the power supply and
the output)
*5: Applies under the following conditions:
• No access from MPU during all characters ‘HIGH’
display
• The built-in circuit and oscillating circuit are
operating.
• CGRAM unused, HPM = 0 specified, VSS = -3.0
*6: Applies under the following conditions:
• Standby mode
• ALl the built-in power circuit off
• Display off
• Oscillating circuit on
*7: Indicates that fcyc is used for writing at all times.
The current consumption during access is
approximately proportional to the access frequency
(fcyc).
*8: Specifies the RES signal minimum pulse width. To
perform resetting, it is necessary to input the pulse
having a width of tRW or more. Original, the method
for reset case 1 is used, but the method for reset case
2 can also be used if the reset start time condition of
tRES or less is satisfied.
Reset case 1
VDD
VSS
VDD
RES
VSS
tRW
Power
supply
VDD
Reset case 2
VSS
tRES
VDD
RES
tRW
* All timing are specified on the basis of 20% and 80% of VSS.
Rev. 2.1
EPSON
6–55
S1D12400 Series
11. AC CHARACTERISTICS
System Bus Write Characteristics I (80 series MPU)
tAH8
A0, CS
tAH8
tCYC8
tCC
WR
tDS8
tDH8
D0 to D7
[VSS = –5.5 V to –4.5 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Item
Signal Symbol
Min.
Max.
Unit
condition
–
30
–
ns
Address hold time
A0, CS
tAH8
–
60
–
ns
Address setup time
tAW8
–
300
–
ns
System cycle time
WR
tCYC8
–
60
–
ns
Control pulse width (Write)
tCC
–
60
–
ns
Data setup time
D0 to D7
tDS8
–
50
–
ns
Data hold time
tDH8
[VSS = –4.5 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Item
Signal Symbol
Min.
Max.
Unit
condition
–
30
–
ns
Address hold time
A0, CS
tAH8
–
60
–
ns
Address setup time
tAW8
–
500
–
ns
System cycle time
WR
tCYC8
–
100
–
ns
Control pulse width (Write)
tCC
–
100
–
ns
Data setup time
D0 to D7
tDS8
–
50
–
ns
Data hold time
tDH8
[VSS = –2.4 V to –1.8 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Item
Signal Symbol
Min.
Max.
Unit
condition
–
30
–
ns
Address hold time
A0, CS
tAH8
–
60
–
ns
Address setup time
tAW8
–
1000
–
ns
System cycle time
WR
tCYC8
–
200
–
ns
Control pulse width (Write)
tCC
–
200
–
ns
Data setup time
D0 to D7
tDS8
–
50
–
ns
Data hold time
tDH8
*1: At the fall and rise time of input signals, set 15 ns or less.
*2: Every timing is specified on 20% and 80% of VSS.
*3: The same timing is not required for A0 and CS. Input signals so that A0 and CS may satisfy
respectively.
6–56
EPSON
tAW8 and tAH8
Rev. 2.1
S1D12400 Series
System Bus Write Characteristics II (68 series MPU)
tCYC6
E
tEWL
tAW6
tEWH
tAH6
A0,CS
tDS6
tDH6
Item
System cycle time
Address setup time
Address hold time
Data setup time
Data hold time
Enable HIGH pulse width
Enable LOW pulse width
Item
System cycle time
Address setup time
Address hold time
Data setup time
Data hold time
Enable HIGH pulse width
Enable LOW pulse width
Item
System cycle time
Address setup time
Address hold time
Data setup time
Data hold time
Enable HIGH pulse width
Enable LOW pulse width
*1:
[VSS = –5.5 V to –4.5 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Signal Symbol
Min.
Max.
Unit
condition
–
300
–
ns
A0, CS
tCYC6
60
–
ns
tAW6
30
–
ns
tAH6
–
60
–
ns
D0 to D7
tDS6
–
50
–
ns
tDH6
–
60
–
ns
E
tEWH
–
60
–
ns
E
tEWL
[VSS = –4.5 V to –2.4 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Signal Symbol
Min.
Max.
Unit
condition
–
500
–
ns
A0, CS
tCYC6
60
–
ns
tAW6
30
–
ns
tAH6
–
100
–
ns
D0 to D7
tDS6
–
50
–
ns
tDH6
–
100
–
ns
E
tEWH
–
100
–
ns
E
tEWL
[VSS = –2.4 V to –1.8 V, Ta = –30 to 85°C unless otherwise specified]
Measuring
Signal Symbol
Min.
Max.
Unit
condition
–
1000
–
ns
A0, CS
tCYC6
60
–
ns
tAW6
30
–
ns
tAH6
–
200
–
ns
D0 to D7
tDS6
–
50
–
ns
tDH6
–
200
–
ns
E
tEWH
–
200
–
ns
E
tEWL
tCYC6 indicates the cycle of the E signal in the CS active state.
It is necessary to secure tCYC6 after CS becomes active.
*2: For the rise and fall time of input signals, set 15 ns or less.
*3: Every timing is specified on 20% and 80% of VSS.
*4: The same timing is not required for A0 and CS. Input signals so that A0 and CS may satisfy
respectively.
Rev. 2.1
EPSON
tAW6 and tAH6
6–57
S1D12400
Series
D0 to D7
S1D12400 Series
Serial Interface
tCSS
tCSH
CS
tSAS
tSAH
A0
tSCYC
tSLW
SCL
tSHW
tSDS
tSDH
SI
Item
System clock cycle
SCL HIGH pulse width
SCL LOW pulse width
Address setup time
Address hold time
Data setup time
Data hold time
CS-SCL time
Item
System clock cycle
SCL HIGH pulse width
SCL LOW pulse width
Address setup time
Address hold time
Data setup time
Data hold time
CS-SCL time
Item
System clock cycle
SCL HIGH pulse width
SCL LOW pulse width
Address setup time
Address hold time
Data setup time
Data hold time
CS-SCL time
Signal
Symbol
SCL
tSCYC
tSHW
tSLW
tSAS
tSAH
tSDS
tSDH
tCSS
tCSH
A0
SI
CS
Signal
Symbol
SCL
tSCYC
tSHW
tSLW
tSAS
tSAH
tSDS
tSDH
tCSS
tCSH
A0
SI
CS
Signal
[VSS = –5.5 V to –4.5 V, Ta = –30 to 85°C]
Measuring
Min.
Max.
Unit
condition
–
700
–
ns
–
250
–
ns
–
250
–
ns
–
50
–
ns
–
250
–
ns
–
50
–
ns
–
50
–
ns
–
150
–
ns
–
500
–
ns
[VSS = –4.5 V to –2.4 V, Ta = –30 to 85°C]
Measuring
Min.
Max.
Unit
condition
–
1000
–
ns
–
300
–
ns
–
300
–
ns
–
50
–
ns
–
300
–
ns
–
50
–
ns
–
50
–
ns
–
150
–
ns
–
700
–
ns
[VSS = –2.4 V to –1.8 V, Ta = –30 to 85°C]
Measuring
Min.
Max.
Unit
condition
–
2000
–
ns
–
300
–
ns
–
300
–
ns
–
50
–
ns
–
500
–
ns
–
50
–
ns
–
50
–
ns
–
150
–
ns
–
900
–
ns
Symbol
tSCYC
tSHW
tSLW
A0
tSAS
tSAH
SI
tSDS
tSDH
CS
tCSS
tCSH
*1: For the rise and fall time of input signals, set 15 ns or less.
*2: Every timing is specified on 20% and 80% of VSS.
*3: To validate a command or data immediately before the rise of CS, tCSH must be satisfied at the latch timing of D0
data. If CS is started at another data latch timing, the previous command or data will not be input.
6–58
SCL
EPSON
Rev. 2.1
S1D12400 Series
12. MPU INTERFACE CONNECTION EXAMPLES (FOR REFERENCE)
The S1D12400 series can be connected to the 80 series MPU or 68 series MPU. Furthermore, it can be operated with less
signal lines if the serial interface is used.
When an MPU bus, port, etc. are put into high-impedance for a certain period by RESET, input RESET into this machine
after the input to the S1D12400 series becomes definitive.
80 Series MPU
VDD
VCC
VDD
A1 to A7
C86
A0
Decoder
CS
MPU
IORQ
D0 to D7
RD
D0 to D7
WR
RES
WR
RES
S1D12400 Series
A0
IF
P/S
VSS
GND
RESET
VSS
68 Series MPU
VCC
VDD
A1 to A15
C86
A0
Decoder
CS
VMA
R/W
D0 to D7
D0 to D7
E
RES
E
RES
S1D12400 Series
A0
MPU
S1D12400
Series
VDD
IF
P/S
VSS
GND
RESET
VSS
Serial Interface
VDD
VCC
VDD
Decoder
CS
MPU
A1 to A7
GND
C86
A0
Port 1
S1
Port 2
RES
SCL
RES
S1D12400 Series
A0
VDD or VSS
IF
P/S
VSS
RESET
VSS
Rev. 2.1
EPSON
6–59
S1D12400 Series
13. INTERFACE WITH LCD CELL (FOR REFERENCE)
[16 digits × 4 line 5 × 8 dots + symbol]
S1D12400
LCD panel
1st • • • • • • • • • • • • • • • • • • • 16th digits
Static icon
COMSA
SEGSA
• •
SEGSJ
Symbol
COMS1
COMS2
COM1
2
3
4
5
6
7
8
COM9
10
11
12
13
14
15
16
COM17
18
19
20
21
22
23
24
COM25
26
27
28
29
30
31
32
Character
SEG1
2
3
4
5
••••
SEG80
6–60
EPSON
Rev. 2.1
S1D12400 Series
[16 digits × 3 line 5 × 8 dots]
LCD panel
1
•
•
•
•
•
•
•
•
•
•
•
•
16 columns
S1D12401
COMSA
SEGSA
• • •
SEGSJ
Symbol
COMS1
COMS2
COM1
2
3
4
5
6
7
8
S1D12400
Series
COM9
10
11
12
13
14
15
16
COM17
18
19
20
21
22
23
24
Character
SEG1
SEG2
SEG3
SEG4
SEG5
•
•
SEG80
Rev. 2.1
EPSON
6–61
S1D12400 Series
[16 digits × 2 line 5 × 8 dots]
LCD panel
1
•
•
•
•
•
•
•
•
•
•
•
•
16 columns
S1D12402
COMSA
SEGSA
• • •
SEGSJ
Symbol
COMS1
COMS2
COM1
2
3
4
5
6
7
8
COM9
10
11
12
13
14
15
16
Character
SEG1
SEG2
SEG3
SEG4
SEG5
•
•
SEG80
6–62
EPSON
Rev. 2.1
S1D12400 Series
14. LCD DRIVE WAVEFORM (B WAVEFORM)
VDD
V1
V2
V3
V4
V5
COM 1
VDD
V1
V2
V3
V4
V5
COM 2
COM 9
COM 10
COM 11
COM 12
COM 13
COM 14
COM 15
COM 16
SEG 1
SEG 2
SEG 3
SEG 4
SEG 5
VDD
V1
V2
V3
V4
V5
COM 3
VDD
V1
V2
V3
V4
V5
SEG 1
VDD
V1
V2
V3
V4
V5
SEG 2
V5
V4
V3
V2
V1
VDD
–V1
–V2
–V3
–V4
–V5
COM1 - SEG 1
V5
V4
V3
V2
V1
VDD
–V1
–V2
–V3
–V4
–V5
COM1 - SEG 2
Rev. 2.1
S1D12400
Series
COM 1
COM 2
COM 3
COM 4
COM 5
COM 6
COM 7
COM 8
EPSON
6–63
S1D12400 Series
15. INSTRUCTION SETUP EXAMPLE
(REFERENCE)
(1) Initialization
This IC has no power-on reset function when power
is turned on. Accordingly, the IC internal status is
indefinite when the power has been turned on. Be
sure to initialize the system. If electric charge remains
in the smoothing capacitor connected between the
liquid crystal drive voltage output terminal (V1 to
V5) and VDD terminal, such a trouble as temporary
blackening will occur when power is turned on. To
avoid such a trouble, follow the steps given below:
Turn on VDD-VSS power when RES terminal=LOW.
Power stabilizes.
After power and input level to this IC have been
stabilized, change RES LOW to RES HIGH
subsequent to tRW holding. (Reset clear)
Command state (initial state)
"See this specification No.21".
Wait for 20 microseconds or more
Command input:Asterisked items (*) are in no
particular order.
(0) NOP(Note 0)
(1) System set
(2) Power save control
-PS : off(power save)
-O : on(oscillating circuit)
(*) Line scroll control set
(*) Line blink vertical double size display
control set
(*) power control set
-IRS,BAS,IRI,IRO
(*) Electronic volume resistor set
-Address :00H -Data (* ,* ,* ,* ,*)
(7) RAM set (Note 1)
-RAM address set
-Data write
Note 0 : (0) is a NOP command. This command has a
function to clear the test mode. After resetting,
it is recommended to execute this command
several times before starting input. It is also
recommended to execute it on a periodic basis
at a proper position of the insutruction.
Note 1:
The RAM data is unspecified at the time of RES
input (after power is turned on). If the data "0"
is not written at this stage, unexpected display
may occur to the unset position.
Note 2:
Defined by the rising characteristics of the
boosting circuit, power regulating circuit and
voltage and follower circuit, time setting varies
according to the external capacity. So be sure
to make confirmation by external capacity, and
set this time.
Note 3:
The dynamic drive system display lamp is lit up
by the display on/off command when it is on.
The static icon lamp is lit by the static icon control
command. So to light up the lamp simultaneously
with start of display, execute the display on/off
control command and static icon control within
one frame.
Note 4:
Static icon control must be operated when the
oscillating circuit is on. (This is mandatory.)
Note 5:
(0) to (8) must be performed when display is off.
(8) Power circuit ON
Wait for 500 microseconds or more. (Note 2)
Display ON )D=1) (Note 3)
(10) Static icon control (Notes 3 and 4)
-Address : 00H -Data (* ,* ,* ,* ,*)
-Address : 01H -Data (* ,* ,* ,* ,*)
-Address : 02H -Data (* ,* ,* ,* ,*)
-Address : 03H -Data (* ,* ,* ,* ,*)
(7) denotes RAM initialization. Set the contents
to be displayed in the beginning. For items not
to be displayed (RAM clear), use the following
steps:
- DDRAM write 20H (character code).
- CGRAM write 00H (data "0").
- Symbol register - write 00H (data "0").
End of initializarion
6–64
EPSON
Rev. 2.1
S1D12400 Series
(2-1) Setting the Standby mode
(2-1) Resetting the Standby mode
End of initialization
Standby mode
Normal operation
(Power save is cleared and oscillating circuit is on.)
(1) Power save command input
-PS
: off (power save)
-O
: on (oscillate)
(2) Power control command input
-P, VF, VC : on
(1) Display on/off control command input
-D
: off (display)
(2) Power conrtol command input
- P, VF, VC : off
(3) Power save command input
- PS
: on (power save)
-O
: on (oscillate)
Wait for 500 microseconds or more.
(3) Display on/off control command input
-D
: off (display)
Enters Standby status.
Returns to normal operation (original state).
Displays only the static icon
(3-1) Resetting the Sleep mode
End of initialization
S1D12400
Series
(3-1) Setting the Sleep mode
Sleep mode
Normal operation
(Power save is cleared and oscillating circuit is on.)
(1) Power save command input
- PS
: off (power save)
-O
: on (oscillate)
(2) Power control command input
- P, VF, VC : on
(1) Display on/off control command input
-D
: off (display)
(2) Static icon control
- Address : 00H - Data (0, 0, 0, 0, 0)
- Address : 01H - Data (0, 0, 0, 0, 0)
- Address : 02H - Data (0, 0, 0, 0, 0)
- Address : 03H - Data (0, 0, 0, 0, 0)
(3) Power control command input
- P, VF, VC : off
(4) Power save command input
- PS
: on (power save)
-O
: on (oscillate)
Wait for 500 microseconds or more.
(3) Display on/off control command input
-D
: on (display)
(1) Static icon control
- Address : 00H
- Address : 01H
- Address : 02H
- Address : 03H
- Data (*, *, *, *, *)
- Data (*, *, *, *, *)
- Data (*, *, *, *, *)
- Data (*, *, *, *, *)
Enters Sleep status.
Returns to normal operation (original state).
All displays off
Rev. 2.1
EPSON
6–65
S1D12400 Series
(4) Power off sequence
Similar to the case of power on sequence, if this IC
power is turned off when the built-in power is on,
power supply to the built-in liquid crystal drive
circuit may continue for a very little time, adversely
affecting the liquid crystal panel display quality. To
prevent this, strictly follow the power off sequence.
16. OPTIONS LIST
The S1D 12400 series has the following options. Options
are available exclusively for users. Please contact our
Sales Department.
●
The following shows how to define the name of the
product compatible with options:
(Example)
S1D124
Any given state
(1) Display on/off control command input
-D
: off (display)
(2) Static icon control
- Addredd : 00H-Data (0,0,0,0,0)
- Addredd : 00H-Data (0,0,0,0,0)
- Addredd : 00H-Data (0,0,0,0,0)
- Addredd : 00H-Data (0,0,0,0,0)
*******
CGROM option compatibility column
T : TCP
D : chip
Model: 00(16 columns x 4 lines)
01(16 columns x 3 lines)
02(16 columns x 2 lines)
Wait for 500 microseconds or more
Character Generator ROM (CGROM)
Specifications
(3) Power control command input
-P, VF, VC : off
(4) Power save command input
-PS
: on(power save)
-O
: off(oscillate)
The S1D12400 series is provided with a character
generator ROM for up to 544 types of characters. Each
character size is of a structure of 5 × 7 (8) dots.
This CGROM is designed as a masked ROM, and is
compatible with the CGROM for exclusive use of the
user. For the standard CGROM, see the Character
Font Table.
VDD-VSS power off
Note: This IC is configured as a logic circuit with a
power supply of VDD–VSS which controls the
LCD power supply VDD–V5 driver. Therefore,
if the power supply VDD–VSS is shut down while
voltage remains in the LCD power supply VDD–
V5, the driver (COM and SEG) may output an
uncontrolled voltage. When shutting the power
off, be sure to observe the following operation
procedure.
• Turn the internal power supply off, confirm
that the voltage levels of the internal voltage
follower outputs V 1, V2, V3 and V4 have
dropped below the LCD panel threshold
voltage values, then turn the power of this IC
(VDD–VSS) off.
6–66
TCP Specifications
The S1D12400 series is compatible with the TCP
specifications exclusive to the user, in addition to our
standard TCP. Please contact our Sales Department for
information.
EPSON
Rev. 2.1
S1D12400 Series
17. EXAMPLE OF TCP ARRANGEMENT
Note: The following does not specify the TCP external
view.
REFERENCE
NC
NC
NC
COMSA
SEGSF
SEGSG
SEGSH
SEGSJ
IF
COMS1
P/S
COM1
V S1
.
CK
.
V SS2
.
V SS
.
CAP1+
COM16
CAP1–
COMS1
CAP2+
SEG1
CAP2–
.
V OUT
.
VR
V0
V1
V2
V4
V5
D1
D2
CHIP
V DD
D0
.
.
.
.
TOP
V3
S1D12400
Series
SEGSI
C86
VIEW
RES
SEG80
COMS2
[COM32]
[.]
[.]
[COM25]
D3
(COM24)
(.)
D4
(.)
D5
(COM17)
D6
COMS2
D7
SEGSA
CS
SEGSB
WR
SEGSC
A0
SEGSD
SEGSE
COMSA
NC
NC
NC
S1D12400T
S1D12401T
S1D12402T
to 16, (COM17 to 24) and [COM25 to 32] are used.
****:: COM1
COM1
and (COM17 to 24) are used. [COM25 to 32] is for NC.
****: COM1 toto 16
16
is used. (COM17 to 24) and [COM25 to 32] are for NC.
****
Rev. 2.1
EPSON
6–67
Output terminal section pattern shape
Specification:
• Base Yurex 75µm
• Copper foil electrolytic foil 25µm
• Sn coating
• Resist position tolerance ±0.3
• Pitch 4IP (19mm)
TCP External View
6–68
EPSON
Note 1: The dimensions are measured after placing the product in the environment of 25°C x 60% x 72H.
*Punching for nonconformance
A hole of 4 x 10mm or more shall be punched at a point near (0,0).
(Mold, marking area)
S1D12400 Series
18. EXAMPLE OF TCP
REFERENCE
Rev. 2.1
(Mold, marking area)
EPSON
S1D12200
S1D12205
Rev. 2.1
S1D12400
***
System set
• S1 = 0
• S2 = 0
System set
• CS = 0
• SS = 0
System set
• CS = 0
• SS = 1 (SEG-reversed)
However, the input of DDRAM
address of "S1D12***" from the
first digit of the first line shall be
3FH and 3EH, in this order (as it is
reversed in the unit of character).
System set
• S=0
System set
• S1 = 0
• S2 = 1 (Horizontally-reversed)
• Unable to correspond with
commands.
• Only able to correspond with
custom fonts.
S1D12400
Series
***
***
System set
• CS = 1 (COM-reversed)
• SS = 0
System set
• S1 = 1 (Vertically-reversed)
• S2 = 0
System set
• S=1
1 Case1 (Chip Front)
2 Case2 (Chip Rear)
3 Case3 (Chip Front)
(80)
(80)
SEG60 • • • • • SEG1
SEG1 • • • • • SEG60
COM1
COM1
Front
S1D12
S1D12
•
•
(COM24, etc.)
•
•
COM32
•
•
•
COM32
COM32
S1D12
•
(COM24, etc.)
(COM24, etc.)
•
Front
Rear
COM1
SEG1 • • • • • SEG60
(80)
S1D12200/12205/12400 Example of
System Setup Depending on Mount Direction
***
SEG60 • • • • • SEG1
(80)
S1D12
Rear
System set
• CS = 1 (COM-reversed)
• SS = 1 (SEG-reversed)
However, the input of DDRAM
address of "S1D12***" from the
first digit of the first line shall be
3FH and 3EH, in this order.
System set
• S1 = 1 (Vertically-reversed)
• S2 = 1 (Horizontally-reversed)
• Unable to correspond with
commands.
• Only able to correspond with
custom fonts.
COM32
•
•
•
COM1
(COM24, etc.)
4 Case4 (Chip Rear)
Reference
S1D12400 Series
6–69
International Sales Operations
AMERICA
ASIA
EPSON ELECTRONICS AMERICA, INC.
HEADQUARTERS
EPSON (CHINA) CO., LTD.
150 River Oaks Parkway
San Jose, CA 95134, U.S.A.
Phone : +1-408-922-0200
Fax : +1-408-922-0238
28F, Beijing Silver Tower 2# North RD DongSanHuan
ChaoYang District, Beijing, CHINA
Phone : 64106655
Fax : 64107319
SHANGHAI BRANCH
SALES OFFICES
West
1960 E. Grand Avenue
El Segundo, CA 90245, U.S.A.
Phone : +1-310-955-5300
Fax : +1-310-955-5400
Central
101 Virginia Street, Suite 290
Crystal Lake, IL 60014, U.S.A.
Phone : +1-815-455-7630
Fax : +1-815-455-7633
4F, Bldg., 27, No. 69, Gui Jing Road
Caohejing, Shanghai, CHINA
Phone : 21-6485-5552
Fax : 21-6485-0775
EPSON HONG KONG LTD.
20/F., Harbour Centre, 25 Harbour Road
Wanchai, Hong Kong
Phone : +852-2585-4600
Fax : +852-2827-4346
Telex : 65542 EPSCO HX
EPSON TAIWAN TECHNOLOGY & TRADING LTD.
301 Edgewater Place, Suite 120
Wakefield, MA 01880, U.S.A.
Phone : +1-781-246-3600
Fax : +1-781-246-5443
10F, No. 287,Nanking East Road, Sec. 3
Taipei
Phone : 02-2717-7360
Fax : 02-2712-9164
Telex : 24444 EPSONTB
Southeast
HSINCHU OFFICE
3010 Royal Blvd. South, Suite 170
Alpharetta, GA 30005, U.S.A.
Phone : +1-877-EEA-0020 Fax : +1-770-777-2637
13F-3, No.295, Kuang-Fu Road, Sec. 2
HsinChu 300
Phone : 03-573-9900
Fax : 03-573-9169
EUROPE
EPSON SINGAPORE PTE., LTD.
Northeast
EPSON EUROPE ELECTRONICS GmbH
HEADQUARTERS
No. 1 Temasek Avenue, #36-00
Millenia Tower, SINGAPORE 039192
Phone : +65-337-7911
Fax : +65-334-2716
Riesstrasse 15
80992 Munich, GERMANY
Phone : +49- (0) 89-14005-0
SEIKO EPSON CORPORATION
KOREA OFFICE
Fax : +49- (0) 89-14005-110
SALES OFFICE
Altstadtstrasse 176
51379 Leverkusen, GERMANY
Phone : +49- (0) 2171-5045-0 Fax : +49- (0) 2171-5045-10
50F, KLI 63 Bldg., 60 Yoido-dong
Youngdeungpo-Ku, Seoul, 150-763, KOREA
Phone : 02-784-6027
Fax : 02-767-3677
SEIKO EPSON CORPORATION
ELECTRONIC DEVICES MARKETING DIVISION
UK BRANCH OFFICE
Unit 2.4, Doncastle House, Doncastle Road
Bracknell, Berkshire RG12 8PE, ENGLAND
Phone : +44- (0) 1344-381700 Fax : +44- (0) 1344-381701
FRENCH BRANCH OFFICE
1 Avenue de l’ Atlantique, LP 915 Les Conquerants
Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE
Phone : +33- (0) 1-64862350 Fax : +33- (0) 1-64862355
BARCELONA BRANCH OFFICE
Barcelona Design Center
Edificio Prima Sant Cugat
Avda. Alcalde Barrils num. 64-68
E-08190 Sant Cugat del Vallès, SPAIN
Phone : +34-93-544-2490
Fax: +34-93-544-2491
Electronic Device Marketing Department
IC Marketing & Engineering Group
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5816
Fax: +81-(0)42-587-5624
ED International Marketing Department
Europe & U.S.A.
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5812
Fax: +81-(0)42-587-5564
ED International Marketing Department
Asia
421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: +81-(0)42-587-5814
Fax: +81-(0)42-587-5110
NOTICE
No parts of this material may be reproduced or duplicated in any form or by any means without the written
permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
Seiko Epson does not assume any liability of any kind aristing out of any inaccuracies contained in this
material or due to its application or use in any product or circuit and, further, there is no representation that
this material is applicable to products requiring high level reliability, such as, medical products. Moreover,
no license to any intellectual property rights is granted by implication or otherwise, and there is no
representation or warranty that anything made in accordance with this material will be free from any patent
or copyright infringement of a third party. This material or portions thereof may contain technology or the
subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control
Law of Japan and may require an export licence from teh Ministry of International Trade and Industry or other
approval from another government agency.
In pursuit of “Saving” Technology, Epson electronic devices.
Our lineup of semiconductors, liquid crystal displays and quartz devices
assists in creating the products of our customers’ dreams.
Epson IS energy savings.
Note the following precautions when using semiconductor devices.
[Precautions for light]
Due to the solar battery principle, the characteristics of the semiconductor devices generally change when
the devices are irradiated. This IC, therefore, may malfunction when exposed to light.
Since this IC is not completely lightproof, follow the precautions below when using a substrate or product
on which it is mounted.
(1) Design and mount the substrate or product so as to block out any light from reaching the IC during
actual use.
(2) For the inspection process, design the environments so as to block out any light from reaching the
IC.
(3) When blocking out light, take all surfaces of the IC chip into account.
© Seiko Epson corporation 2001, All rights reserved.
i8088 and i8086 are registered trademarks of Intel Corporation.
Z80 is registered trademark of Zilog Corporation.
V20 and V30 are registered trademarks of Nippon Electric Corporation.
4.5mm
MF423-11
S1D12000 Series
Technical Manual
IEEE1394
LCD
DRIVER
Controller
IC
S1R72801F00A
S1D12000
Series
Technical Manual
S1D12000 Series Technical Manual
ELECTRONIC DEVICES MARKETING DIVISION
EPSON Electronic Devices Website
http://www.epson.co.jp/device/
This manual was made with recycle paper,
and printed using soy-based inks.
First issue November,1990 U
Printed May,2001 in Japan H B
4.5mm
Download PDF

advertising