ADF4360-3

ADF4360-3
Integrated Synthesizer and VCO
ADF4360-3
FEATURES
GENERAL DESCRIPTION
Output frequency range: 1600 MHz to 1950 MHz
Divide-by-2 output
3.0 V to 3.6 V power supply
1.8 V logic compatibility
Integer-N synthesizer
Programmable dual-modulus prescaler 8/9, 16/17, 32/33
Programmable output power level
3-wire serial interface
Analog and digital lock detect
Hardware and software power-down mode
The ADF4360-3 is a fully integrated integer-N synthesizer and
voltage controlled oscillator (VCO). The ADF4360-3 is designed
for a center frequency of 1750 MHz. In addition, there is a
divide-by-2 option available, whereby the user gets an RF output of between 800 MHz and 975 MHz.
Control of all the on-chip registers is through a simple 3-wire
interface. The device operates with a power supply ranging from
3.0 V to 3.6 V and can be powered down when not in use.
APPLICATIONS
Wireless handsets (DECT, GSM, PCS, DCS, WCDMA)
Test equipment
Wireless LANs
CATV equipment
FUNCTIONAL BLOCK DIAGRAM
AVDD
DVDD
CE
RSET
ADF4360-3
MUXOUT
MULTIPLEXER
14-BIT R
COUNTER
REFIN
LOCK
DETECT
CLK
DATA
MUTE
24-BIT
FUNCTION
LATCH
24-BIT
DATA REGISTER
LE
CHARGE
PUMP
CP
PHASE
COMPARATOR
VVCO
VTUNE
CC
CN
INTEGER
REGISTER
RFOUTA
VCO
CORE
13-BIT B
COUNTER
5-BIT A
COUNTER
MULTIPLEXER
N = (BP + A)
RFOUTB
LOAD
LOAD
AGND
DGND
DIVSEL = 1
DIVSEL = 2
÷2
04437-001
PRESCALER
P/P+1
OUTPUT
STAGE
CPGND
Figure 1.
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
© 2004 Analog Devices, Inc. All rights reserved.
ADF4360-3
TABLE OF CONTENTS
Specifications..................................................................................... 3
VCO ............................................................................................. 10
Timing Characteristics..................................................................... 5
Output Stage................................................................................ 11
Absolute Maximum Ratings............................................................ 6
Latch Structure ........................................................................... 12
Transistor Count........................................................................... 6
Power-Up..................................................................................... 16
ESD Caution.................................................................................. 6
Control Latch .............................................................................. 18
Pin Configuration and Function Descriptions............................. 7
N Counter Latch......................................................................... 19
Typical Performance Characteristics ............................................. 8
R Counter Latch ......................................................................... 19
Circuit Description........................................................................... 9
Applications..................................................................................... 20
Reference Input Section............................................................... 9
Direct Conversion Modulator .................................................. 20
Prescaler (P/P + 1)........................................................................ 9
Fixed Frequency LO................................................................... 21
A and B Counters ......................................................................... 9
Interfacing ................................................................................... 21
R Counter ...................................................................................... 9
PCB Design Guidelines for Chip Scale Package........................... 22
PFD and Charge Pump................................................................ 9
Output Matching ........................................................................ 22
MUXOUT and Lock Detect...................................................... 10
Outline Dimensions ....................................................................... 23
Input Shift Register..................................................................... 10
Ordering Guide .......................................................................... 23
REVISION HISTORY
12/04—Rev. A to Rev. B
Updated Format................................................................ Universal
Changes to Specifications ............................................................... 3
Changes to Timing Characteristics ............................................... 5
Changes to the Power-Up Section............................................... 16
Added Table 10 .............................................................................. 16
Added Figure 16............................................................................. 16
Changes to Ordering Guide ......................................................... 23
Updated Outline Dimensions ...................................................... 23
4/04—Data Sheet Changed from Rev. 0 to Rev. A
Updated Format................................................................ Universal
Changes to Figure 5 and Figure 6 Captions ................................. 8
Changes to Table 6......................................................................... 12
Changes to Table 7......................................................................... 13
Changes to Table 9......................................................................... 15
11/03—Revision 0: Initial Version
Rev. B | Page 2 of 24
ADF4360-3
SPECIFICATIONS1
AVDD = DVDD = VVCO = 3.3 V ± 10%; AGND = DGND = 0 V; TA = TMIN to TMAX, unless otherwise noted.
Table 1.
Parameter
REFIN CHARACTERISTICS
REFIN Input Frequency
REFIN Input Sensitivity
REFIN Input Capacitance
REFIN Input Current
PHASE DETECTOR
Phase Detector Frequency2
CHARGE PUMP
ICP Sink/Source3
High Value
Low Value
RSET Range
ICP 3-State Leakage Current
Sink and Source Current Matching
ICP vs. VCP
ICP vs. Temperature
LOGIC INPUTS
VINH, Input High Voltage
VINL, Input Low Voltage
IINH/IINL, Input Current
CIN, Input Capacitance
LOGIC OUTPUTS
VOH, Output High Voltage
IOH, Output High Current
VOL, Output Low Voltage
POWER SUPPLIES
AVDD
DVDD
VVCO
AIDD4
DIDD4
IVCO4, 5
IRFOUT4
Low Power Sleep Mode4
RF OUTPUT CHARACTERISTICS5
VCO Output Frequency
VCO Sensitivity
Lock Time6
Frequency Pushing, (Open Loop)
Frequency Pulling, (Open Loop)
Harmonic Content (Second)
Harmonic Content (Third)
Output Power5, 7
Output Power Variation
VCO Tuning Range
B Version
Unit
Conditions/Comments
10/250
MHz min/max
0.7/AVDD
0 to AVDD
5.0
±100
p-p min/max
V max
pF max
µA max
For f < 10 MHz, use a dc-coupled CMOS-compatible
square wave, slew rate > 21 V/µs.
AC-coupled.
CMOS compatible.
8
MHz max
2.5
0.312
2.7/10
0.2
2
1.5
2
mA typ
mA typ
kΩ
nA typ
% typ
% typ
% typ
1.5
0.6
±1
3.0
V min
V max
µA max
pF max
DVDD – 0.4
500
0.4
V min
µA max
V max
3.0/3.6
AVDD
AVDD
10
2.5
24.0
3.5–11.0
7
V min/V max
mA typ
mA typ
mA typ
mA typ
µA typ
1600/1950
45
400
6
15
−19
−37
−12/−3
±3
1.25/2.5
MHz min/max
MHz/V typ
µs typ
MHz/V typ
kHz typ
dBc typ
dBc typ
dBm typ
dB typ
V min/max
With RSET = 4.7 kΩ.
Rev. B | Page 3 of 24
1.25 V ≤ VCP ≤ 2.5 V.
1.25 V ≤ VCP ≤ 2.5 V.
VCP = 2.0 V.
CMOS output chosen.
IOL = 500 µA.
ICORE = 15 mA.
RF output stage is programmable.
ICORE = 15 mA.
To within 10 Hz of final frequency.
Into 2.00 VSWR load.
Programmable in 3 dB steps. See Table 7.
For tuned loads, see Output Matching section.
ADF4360-3
Parameter
NOISE CHARACTERISTICS1, 5
VCO Phase-Noise Performance8
Synthesizer Phase-Noise Floor9
In-Band Phase Noise10, 11
RMS Integrated Phase Error12
Spurious Signals due to PFD Frequency11, 13
Level of Unlocked Signal with MTLD Enabled
B Version
Unit
Conditions/Comments
−110
−133
−141
−146
−172
−163
−147
−85
0.57
−65
−41
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
Degrees typ
dBc typ
dBm typ
@ 100 kHz offset from carrier.
@ 1 MHz offset from carrier.
@ 3 MHz offset from carrier.
@ 10 MHz offset from carrier.
@ 25 kHz PFD frequency.
@ 200 kHz PFD frequency.
@ 8 MHz PFD frequency.
@ 1 kHz offset from carrier.
100 Hz to 100 kHz.
1
Operating temperature range is –40°C to +85°C.
Guaranteed by design. Sample tested to ensure compliance.
3
ICP is internally modified to maintain constant loop gain over the frequency range.
4
TA = 25°C; AVDD = DVDD = VVCO = 3.3 V; P = 32.
5
These characteristics are guaranteed for VCO core power = 15 mA.
6
Jumping from 1.6 GHz to 1.95 GHz. PFD frequency = 200 kHz; loop bandwidth = 10 kHz.
7
Using 50 Ω resistors to VVCO, into a 50 Ω load. For tuned loads, see the Output Matching section.
8
The noise of the VCO is measured in open-loop conditions.
9
The synthesizer phase -noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider value).
10
The phase noise is measured with the EVAL-ADF4360-xEB1 Evaluation Board and the HP8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for the
synthesizer; offset frequency = 1 kHz.
11
fREFIN = 10 MHz; fPFD = 200 kHz; N = 9,000; Loop B/W = 10 kHz.
12
fREFIN = 10 MHz; fPFD = 1 MHz; N = 1,800; Loop B/W = 25 kHz.
13
The spurious signals are measured with the EVAL-ADF4360-xEB1 Evaluation Board and the HP8562E Spectrum Analyzer. The spectrum analyzer provides the REFIN for
the synthesizer; fREFOUT = 10 MHz @ 0 dBm.
2
Rev. B | Page 4 of 24
ADF4360-3
TIMING CHARACTERISTICS1
AVDD = DVDD = VVCO = 3.3 V ± 10%; AGND = DGND = 0 V; 1.8 V and 3 V logic levels used; TA = TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
t1
t2
t3
t4
t5
t6
t7
Limit at TMIN to TMAX (B Version)
20
10
10
25
25
10
20
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns min
Test Conditions/Comments
LE Setup Time
DATA to CLOCK Setup Time
DATA to CLOCK Hold Time
CLOCK High Duration
CLOCK Low Duration
CLOCK to LE Setup Time
LE Pulse Width
1
See the Power-Up section for the recommended power-up procedure for this device.
t4
t5
CLOCK
t2
DATA
DB23 (MSB)
t3
DB22
DB2
DB1 (LSB)
(CONTROL BIT C2)
DB0 (LSB)
(CONTROL BIT C1)
t7
LE
t1
04437-002
t6
LE
Figure 2. Timing Diagram
Rev. B | Page 5 of 24
ADF4360-3
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted.
Table 3.
Parameter
AVDD to GND1
AVDD to DVDD
VVCO to GND
VVCO to AVDD
Digital I/O Voltage to GND
Analog I/O Voltage to GND
REFIN to GND
Operating Temperature Range
Maximum Junction Temperature
CSP θJA Thermal Impedance
(Paddle Soldered)
(Paddle Not Soldered)
Lead Temperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec)
1
Rating
−0.3 V to +3.9 V
−0.3 V to +0.3 V
−0.3 V to +3.9 V
−0.3 V to +0.3 V
−0.3 V to VDD + 0.3 V
−0.3 V to VDD + 0.3 V
−0.3 V to VDD + 0.3 V
150°C
50°C/W
88°C/W
215°C
220°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any
other conditions above those listed in the operational sections
of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device
reliability.
This device is a high performance RF integrated circuit with an
ESD rating of <1 kV and it is ESD sensitive. Proper precautions
should be taken for handling and assembly.
TRANSISTOR COUNT
12543 (CMOS) and 700 (Bipolar).
GND = AGND = DGND = 0 V.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the
human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic
discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of
functionality.
Rev. B | Page 6 of 24
ADF4360-3
CE
AGND
DVDD
MUXOUT
LE
22
21
20
19
CP
24
23
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
IDENTIFIER
CPGND 1
AVDD 2
18
DATA
17
CLK
CN
VVCO 6
13
RSET
04437-003
14
CC 12
DGND
RFOUTB 5
AGND 11
15
AGND 10
TOP VIEW
(Not to Scale)
REFIN
RFOUTA 4
AGND 9
16
VTUNE 7
ADF4360-3
AGND 8
AGND 3
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
1
2
Mnemonic
CPGND
AVDD
3, 8 to 11, 22
4
AGND
RFOUTA
5
RFOUTB
6
VVCO
7
VTUNE
12
13
CC
RSET
Function
Charge Pump Ground. This is the ground return path for the charge pump.
Analog Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
should be placed as close as possible to this pin. AVDD must have the same value as DVDD.
Analog Ground. This is the ground return path of the prescaler and VCO.
VCO Output. The output level is programmable from –3 dBm to −12 dBm. See the Output Matching section
for a description of the various output stages.
VCO Complementary Output. The output level is programmable from −3 dBm to −12 dBm. See Output
Matching section for a description of the various output stages.
Power Supply for the VCO. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the analog ground plane
should be placed as close as possible to this pin. VVCO must have the same value as AVDD.
Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP
output voltage.
Internal Compensation Node. This pin must be decoupled to ground with a 10 nF capacitor.
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current for the
synthesizer. The nominal voltage potential at the RSET pin is 0.6 V. The relationship between ICP and RSET is
I CPmax =
14
15
16
CN
DGND
REFIN
17
CLK
18
DATA
19
LE
20
MUXOUT
21
DVDD
23
CE
24
CP
11.75
RSET
with RSET = 4.7 kΩ, ICPmax = 2.5 mA.
Internal Compensation Node. This pin must be decoupled to VVCO with a 10 µF capacitor.
Digital Ground.
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input resistance of
100 kΩ. See Figure 10. This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled.
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into
the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a
high impedance CMOS input.
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the
four latches, and the relevant latch is selected using the control bits.
This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to be
accessed externally.
Digital Power Supply. This ranges from 3.0 V to 3.6 V. Decoupling capacitors to the digital ground plane
should be placed as close as possible to this pin. DVDD must have the same value as AVDD.
Chip Enable. A logic low on this pin powers down the device and puts the charge pump into three-state
mode. Taking the pin high powers up the device depending on the status of the power-down bits.
Charge Pump Output. When enabled, this provides ± ICP to the external loop filter, which in turn drives the
internal VCO.
Rev. B | Page 7 of 24
ADF4360-3
0
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
–130
–140
–150
–160
–170
1k
–10
OUTPUT POWER (dB)
–20
1
2
3
–40
–50
–70
10k
100k
1M
FREQUENCY OFFSET (Hz)
10M
–2kHz
–85
–90
–20
–95
–100
–30
OUTPUT POWER (dB)
0
–10
–105
–110
–115
–120
–125
–130
–135
1800MHz
1kHz
2kHz
–40
VDD = +3V, VVCO = +3V
ICP = 2.5mA
PFD FREQUENCY = 200kHz
LOOP BANDWIDTH = 10kHz
RES. BANDWIDTH = 3kHz
VIDEO BANDWIDTH = 3kHz
SWEEP = 140ms
AVERAGES = 100
–50
–72.3dBc
–60
–70
04437-005
1k
10k
100k
FREQUENCY OFFSET (Hz)
1M
04437-008
–80
–140
–90
10M
–200kHz
–70
–75
–80
–85
–90
OUTPUT POWER (dB)
–95
–100
–105
–110
–115
–120
–125
–130
–135
–100kHz
1800MHz
100kHz
200kHz
Figure 8. Reference Spurs at 1800 MHz
(200 kHz Channel Spacing, 10 kHz Loop Bandwidth)
Figure 5. VCO Phase Noise, 1800 MHz, 200 kHz PFD, 10 kHz Loop Bandwidth
0
VDD = +3V, VVCO = +3V
–10 ICP = 2.5mA
PFD FREQUENCY = 1MHz
–20 LOOP BANDWIDTH = 25kHz
RES. BANDWIDTH = 30kHz
–30 VIDEO BANDWIDTH = 30kHz
SWEEP = 50ms
–40 AVERAGES = 100
–50
–60
–73.8dBc/Hz
–70
1k
10k
100k
FREQUENCY OFFSET (Hz)
1M
04437-009
–80
–140
04437-006
OUTPUT POWER (dB)
–1kHz
Figure 7. Close-In Phase Noise at 1800 MHz (200 kHz Channel Spacing)
–75
–80
–145
–150
100
04437-007
–90
–70
–145
–150
100
–86.0dBc/Hz
–60
–80
Figure 4. Open-Loop VCO Phase Noise
OUTPUT POWER (dB)
–30
VDD = 3V, VVCO = +3V
ICP = 2.5mA
PFD FREQUENCY = 200kHz
LOOP BANDWIDTH = 10kHz
RES. BANDWIDTH = 30Hz
VIDEO BANDWIDTH = 30Hz
SWEEP = 1.9 SECONDS
AVERAGES = 10
4
04437-004
OUTPUT POWER (dB)
TYPICAL PERFORMANCE CHARACTERISTICS
–90
10M
–1MHz
Figure 6. VCO Phase Noise, 900 MHz,
Divide-by-2 Enabled, 200 kHz PFD, 10 kHz Loop Bandwidth
–0.5MHz
1800MHz
0.5MHz
1MHz
Figure 9. Reference Spurs at 1800 MHz
(1 MHz Channel Spacing, 25 kHz Loop Bandwidth)
Rev. B | Page 8 of 24
ADF4360-3
CIRCUIT DESCRIPTION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 10. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed, and SW1 and SW2 are
opened. This ensures that there is no loading of the REFIN pin
on power-down.
N = BP + A
13-BIT B
COUNTER
LOAD
PRESCALER
P/P+1
FROM VCO
04437-011
N DIVIDER
100kΩ
SW2
REFIN NC
LOAD
5-BIT A
COUNTER
MODULUS
CONTROL
POWER-DOWN
CONTROL
NC
TO R COUNTER
Figure 11. A and B Counters
BUFFER
SW1
R COUNTER
04437-010
SW3
NO
TO PFD
Figure 10. Reference Input Stage
PRESCALER (P/P + 1)
The dual-modulus prescaler (P/P + 1), along with the A and B
counters, enables the large division ratio, N, to be realized
(N = BP + A). The dual-modulus prescaler, operating at CML
levels, takes the clock from the VCO and divides it down to a
manageable frequency for the CMOS A and B counters. The
prescaler is programmable. It can be set in software to 8/9,
16/17, or 32/33 and is based on a synchronous 4/5 core. There is
a minimum divide ratio possible for fully contiguous output
frequencies; this minimum is determined by P, the prescaler
value, and is given by (P2 − P).
A AND B COUNTERS
The A and B CMOS counters combine with the dual-modulus
prescaler to allow a wide range division ratio in the PLL feedback counter. The counters are specified to work when the prescaler output is 300 MHz or less. Thus, with a VCO frequency of
2.5 GHz, a prescaler value of 16/17 is valid, but a value of 8/9 is
not valid.
The 14-bit R counter allows the input reference frequency to
be divided down to produce the reference clock to the phase
frequency detector (PFD). Division ratios from 1 to 16,383 are
allowed.
PFD AND CHARGE PUMP
The PFD takes inputs from the R counter and N counter
(N = BP + A) and produces an output proportional to the phase
and frequency difference between them. Figure 12 is a simplified schematic. The PFD includes a programmable delay element that controls the width of the antibacklash pulse. This
pulse ensures that there is no dead zone in the PFD transfer
function and minimizes phase noise and reference spurs. Two
bits in the R counter latch, ABP2 and ABP1, control the width of
the pulse (see Table 9).
VP
HI
D1
Q1
CHARGE
PUMP
UP
U1
R DIVIDER
CLR1
Pulse Swallow Function
PROGRAMMABLE
DELAY
The A and B counters, in conjunction with the dual-modulus
prescaler, make it possible to generate output frequencies that
are spaced only by the reference frequency divided by R. The
VCO frequency equation is
ABP1
CLR2
D2
HI
fVCO = [(P × B) + A] × f REFIN / R
Q2
CP
U3
ABP2
DOWN
U2
N DIVIDER
fVCO is the output frequency of the VCO.
P is the preset modulus of the dual-modulus prescaler (8/9,
16/17, and so on).
B is the preset divide ratio of the binary 13-bit counter (3 to 8191).
A is the preset divide ratio of the binary 5-bit swallow counter (0 to 31).
fREFIN is the external reference frequency oscillator.
CPGND
R DIVIDER
N DIVIDER
CP OUTPUT
Figure 12. PFD Simplified Schematic and Timing (In Lock)
Rev. B | Page 9 of 24
04437-012
where:
ADF4360-3
MUXOUT AND LOCK DETECT
Table 5. C2 and C1 Truth Table
The output multiplexer on the ADF4360 family allows the user
to access various internal points on the chip. The state of
MUXOUT is controlled by M3, M2, and M1 in the function
latch. The full truth table is shown on Table 7. Figure 13 shows
the MUXOUT section in block diagram form.
Lock Detect
MUXOUT can be programmed for two types of lock detect:
digital and analog. Digital lock detect is active high. When LDP
in the R counter latch is set to 0, digital lock detect is set high
when the phase error on three consecutive phase detector cycles
is less than 15 ns.
With LDP set to 1, five consecutive cycles of less than 15 ns
phase error are required to set the lock detect. It will stay set
high until a phase error of greater than 25 ns is detected on any
subsequent PD cycle.
The N-channel open-drain analog lock detect should be operated with an external pull-up resistor of 10 kΩ nominal. When
lock has been detected, this output will be high with narrow
low-going pulses.
DVDD
Control Bits
C1
0
1
0
1
C2
0
0
1
1
Data Latch
Control Latch
R Counter
N Counter (A and B)
Test Mode Latch
VCO
The VCO core in the ADF4360 family uses eight overlapping
bands, as shown in Figure 14, to allow a wide frequency range to
be covered without a large VCO sensitivity (KV) and resultant
poor phase noise and spurious performance.
The correct band is chosen automatically by the band select
logic at power-up or whenever the N counter latch is updated. It
is important that the correct write sequence be followed at
power-up. This sequence is
1.
R counter latch
2.
Control latch
3.
N counter latch
During band select logic, which takes five PFD cycles, the VCO
VTUNE is disconnected from the output of the loop filter and
connected to an internal reference voltage.
ANALOG LOCK DETECT
DIGITAL LOCK DETECT
R COUNTER OUTPUT
MUX
3.3
MUXOUT
CONTROL
3.1
N COUNTER OUTPUT
2.9
SDOUT
2.7
2.3
VOLTAGE (V)
Figure 13. MUXOUT Circuit
INPUT SHIFT REGISTER
2.1
1.9
1.7
1.5
1.3
The ADF4360 family’s digital section includes a 24-bit input
shift register, a 14-bit R counter, and an 18-bit N counter,
comprised of a 5-bit A counter and a 13-bit B counter. Data is
clocked into the 24-bit shift register on each rising edge of CLK.
The data is clocked in MSB first. Data is transferred from the
shift register to one of four latches on the rising edge of LE. The
destination latch is determined by the state of the two control
bits (C2, C1) in the shift register. These are the two LSBs—DB1,
DB0—as shown in Figure 2.
The truth table for these bits is shown in Table 5. Table 6 shows
a summary of how the latches are programmed. Note that the
test mode latch is used for factory testing and should not be
programmed by the user.
1.1
0.9
04437-014
DGND
04437-013
2.5
0.7
0.5
1350
1450
1550
1650
1750
1850
1950
2050
FREQUENCY (MHz)
Figure 14. Frequency vs. VTUNE, ADF4360-3
The R counter output is used as the clock for the band select logic
and should not exceed 1 MHz. A programmable divider is provided
at the R counter input to allow division by 1, 2, 4, or 8 and is controlled by Bits BSC1 and BSC2 in the R counter latch. Where the
required PFD frequency exceeds 1 MHz, the divide ratio should be
set to allow enough time for correct band selection.
After band select, normal PLL action resumes. The nominal value
of KV is 45 MHz/V or 23 MHz/V if divide-by-2 operation has been
selected (by programming DIV2 [DB22] high in the N counter
latch). The ADF4360 family contains linearization circuitry to
minimize any variation of the product of ICP and KV.
Rev. B | Page 10 of 24
ADF4360-3
OUTPUT STAGE
The RFOUTA and RFOUTB pins of the ADF4360 family are connected to the collectors of an NPN differential pair driven by
buffered outputs of the VCO, as shown in Figure 15. To allow
the user to optimize the power dissipation vs. the output power
requirements, the tail current of the differential pair is programmable via Bits PL1 and PL2 in the control latch. Four
current levels may be set: 3.5 mA, 5 mA, 7.5 mA, and 11 mA.
These levels give output power levels of −12 dBm, −9 dBm,
−6 dBm, and −3dBm, respectively, using a 50 Ω resistor to VDD
and ac coupling into a 50 Ω load. Alternatively, both outputs can
be combined in a 1 + 1:1 transformer or a 180° microstrip coupler (see the Output Matching section).
If the outputs are used individually, the optimum output stage
consists of a shunt inductor to VDD.
Another feature of the ADF4360 family is that the supply current
to the RF output stage is shut down until the part achieves lock as
measured by the digital lock detect circuitry. This is enabled by the
mute-till-lock detect (MTLD) bit in the control latch.
Rev. B | Page 11 of 24
RFOUTA
VCO
RFOUTB
BUFFER/
DIVIDE BY 2
04437-015
The operating current in the VCO core is programmable in four
steps: 5 mA, 10 mA, 15 mA, and 20 mA. This is controlled by
Bits PC1 and PC2 in the control latch.
Figure 15. Output Stage ADF4360-3
ADF4360-3
LATCH STRUCTURE
Table 6 shows the three on-chip latches for the ADF4360 family. The two LSBs decide which latch is programmed.
Table 6. Latch Structure
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10
P2
P1
PD2
PD1
CPI6
CPI5
CPI4 CPI3
CPI2
CPI1
PL2
PL1 MTLD CPG
MUXOUT
CONTROL
COUNTER
RESET
CP
THREESTATE
PHASE
DETECTOR
POLARITY
OUTPUT
POWER
LEVEL
CURRENT
SETTING 1
CP GAIN
CURRENT
SETTING 2
MUTE-TILLLD
POWERDOWN 1
PRESCALER
VALUE
POWERDOWN 2
CONTROL LATCH
CORE
POWER
LEVEL
CONTROL
BITS
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
CP
PDP
M3
M2
M1
CR
PC2
PC1 C2 (0) C1 (0)
RESERVED
CP GAIN
DIVIDEBY-2
DIVIDE-BY2 SELECT
N COUNTER LATCH
13-BIT B COUNTER
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10
DIVSEL DIV2
CPG
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
CONTROL
BITS
5-BIT A COUNTER
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
B2
B1
RSV
A5
A4
A3
A2
A1
DB1
DB0
C2 (1) C1 (0)
ANTIBACKLASH
PULSE
WIDTH
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10
RSV
RSV BSC2 BSC1 TMB
LDP ABP2 ABP1
CONTROL
BITS
14-BIT REFERENCE COUNTER
R14
R13
R12
R11
R10
R9
Rev. B | Page 12 of 24
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
R8
R7
R6
R5
R4
R3
R2
R1
DB1
DB0
C2 (0) C1 (1)
04437-016
BAND
SELECT
CLOCK
TEST
MODE
BIT
LOCK
DETECT
PRECISION
RESERVED
RESERVED
R COUNTER LATCH
ADF4360-3
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10
P2
P1
PD2
PD1
CPI6
CPI5
CPI4 CPI3
CPI2
CPI1
PL2
PL1 MTLD CPG
COUNTER
RESET
OUTPUT
POWER
LEVEL
CP
THREESTATE
PHASE
DETECTOR
POLARITY
CURRENT
SETTING 1
CP GAIN
CURRENT
SETTING 2
MUTE-TILLLD
POWERDOWN 1
PRESCALER
VALUE
POWERDOWN 2
Table 7. Control Latch
MUXOUT
CONTROL
CORE
POWER
LEVEL
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
CP
PDP
M3
M2
M1
CR
PC2
PC1 C2 (0) C1 (0)
PC2
0
0
1
1
CPI6
CPI5
CPI4
ICP(mA)
CPI3
0
0
0
0
1
1
1
1
CPI2
0
0
1
1
0
0
1
1
CPI1
0
1
0
1
0
1
0
1
4.7kΩ
0.31
0.62
0.93
1.25
1.56
1.87
2.18
2.50
PDP
0
1
CP
0
1
CPG
0
1
MTLD
0
1
PL2
0
0
1
1
P2
0
0
1
1
P1
0
1
0
1
PD2
X
X
0
1
PD1
X
0
1
1
PRESCALER VALUE
8/9
16/17
32/33
32/33
OUTPUT POWER LEVEL
0
1
0
1
CURRENT
3.5mA
5.0mA
7.5mA
11.0mA
PHASE DETECTOR
POLARITY
NEGATIVE
POSITIVE
PC1
0
1
0
1
DB1
DB0
CORE POWER LEVEL
5mA
10mA
15mA
20mA
COUNTER
OPERATION
CR
0
1
NORMAL
R, A, B COUNTERS
HELD IN RESET
CHARGE PUMP
OUTPUT
NORMAL
THREE-STATE
CP GAIN
CURRENT SETTING 1
CURRENT SETTING 2
MUTE-TILL-LOCK DETECT
DISABLED
ENABLED
POWER INTO 50Ω (USING 50Ω TO VCC)
–12dBm
–9dBm
–6dBm
–3dBm
MODE
ASYNCHRONOUS POWER-DOWN
NORMAL OPERATION
ASYNCHRONOUS POWER-DOWN
SYNCHRONOUS POWER-DOWN
04437-017
CE PIN
0
1
1
1
PL1
CONTROL
BITS
Rev. B | Page 13 of 24
M3
0
0
M2
0
0
M1
0
1
0
0
1
1
0
1
1
1
0
0
0
1
1
1
1
1
0
1
OUTPUT
THREE-STATE OUTPUT
DIGITAL LOCK DETECT
(ACTIVE HIGH)
N DIVIDER OUTPUT
DVDD
R DIVIDER OUTPUT
N-CHANNEL OPEN-DRAIN
LOCK DETECT
SERIAL DATA OUTPUT
DGND
ADF4360-3
RESERVED
CP GAIN
DIVIDEBY-2
DIVIDE-BY2 SELECT
Table 8. N Counter Latch
13-BIT B COUNTER
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10
DIVSEL DIV2
CPG
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
CONTROL
BITS
5-BIT A COUNTER
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
B2
B1
RSV
A5
A4
A3
A2
A1
DB1
DB0
C2 (1) C1 (0)
THIS BIT IS NOT USED
BY THE DEVICE AND
IS A DON'T CARE BIT.
A5
0
0
0
0
.
.
.
1
1
1
1
B12
0
0
0
0
.
.
.
1
1
1
1
B11
0
0
0
0
.
.
.
1
1
1
1
F4 (FUNCTION LATCH)
CP GAIN
FASTLOCK ENABLE
0
0
0
1
..........
..........
..........
..........
..........
..........
..........
..........
..........
..........
..........
B3
0
0
0
1
.
.
.
1
1
1
1
B2
0
0
1
1
.
.
.
0
0
1
1
B1
0
1
0
1
.
.
.
0
1
0
1
..........
A2
A1
0
0
0
0
.
.
.
1
1
1
1
..........
..........
..........
..........
..........
..........
..........
..........
..........
..........
..........
0
0
1
1
.
.
.
0
0
1
1
0
1
0
1
.
.
.
0
1
0
1
A COUNTER
DIVIDE RATIO
0
1
2
3
.
.
.
28
29
30
31
B COUNTER DIVIDE RATIO
NOT ALLOWED
NOT ALLOWED
NOT ALLOWED
3
.
.
.
8188
8189
8190
8191
OPERATION
CHARGE PUMP CURRENT SETTING 1
IS PERMANENTLY USED
CHARGE PUMP CURRENT SETTING 2
IS PERMANENTLY USED
N = BP + A; P IS PRESCALER VALUE SET IN THE CONTROL LATCH.
B MUST BE GREATER THAN OR EQUAL TO A. FOR CONTINUOUSLY
ADJACENT VALUES OF (N × FREF), AT THE OUTPUT, NMIN IS (P2–P).
DIV2
0
1
DIVSEL
0
1
DIVIDE-BY-2
FUNDAMENTAL OUTPUT
DIVIDE-BY-2
DIVIDE-BY-2 SELECT (PRESCALER INPUT)
FUNDAMENTAL OUTPUT SELECTED
DIVIDE-BY-2 SELECTED
Rev. B | Page 14 of 24
04437-018
B13
0
0
0
0
.
.
.
1
1
1
1
A4
ADF4360-3
TEST
MODE
BIT
LOCK
DETECT
PRECISION
RESERVED
RESERVED
Table 9. R Counter Latch
BAND
SELECT
CLOCK
ANTIBACKLASH
PULSE
WIDTH
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10
RSV BSC2 BSC1 TMB
THESE BITS ARE NOT
USED BY THE DEVICE
AND ARE DON'T CARE
BITS.
LDP ABP2 ABP1
TEST MODE
BIT SHOULD
BE SET TO 0
FOR NORMAL
OPERATION.
LDP
0
1
BSC1
0
1
0
1
R13
R12
R11
R10
R14
0
0
0
0
.
.
.
1
1
1
1
ABP2
0
0
1
1
BSC2
0
0
1
1
R14
ABP1
0
1
0
1
ANTIBACKLASH PULSE WIDTH
3.0ns
1.3ns
6.0ns
3.0ns
LOCK DETECT PRECISION
THREE CONSECUTIVE CYCLES OF PHASE DELAY LESS THAN
15ns MUST OCCUR BEFORE LOCK DETECT IS SET.
FIVE CONSECUTIVE CYCLES OF PHASE DELAY LESS THAN
15ns MUST OCCUR BEFORE LOCK DETECT IS SET.
BAND SELECT CLOCK DIVIDER
1
2
4
8
04437-019
RSV
CONTROL
BITS
14-BIT REFERENCE COUNTER
Rev. B | Page 15 of 24
R9
R13
0
0
0
0
.
.
.
1
1
1
1
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
R8
R7
R6
R5
R4
R3
R2
R1
R12
0
0
0
0
.
.
.
1
1
1
1
..........
..........
..........
..........
..........
..........
..........
..........
..........
..........
..........
R3
0
0
0
1
.
.
.
1
1
1
1
R2
0
1
1
0
.
.
.
0
0
1
1
R1
0
1
0
1
.
.
.
0
1
0
1
DB1
DB0
C2 (0) C1 (1)
DIVIDE RATIO
1
2
3
4
.
.
.
16380
16381
16382
16383
ADF4360-3
POWER-UP
Power-Up Sequence
The correct programming sequence for the ADF4360-3 after
power-up is:
1.
R counter latch
2.
Control latch
3.
N counter latch
Initial Power-Up
Initial power-up refers to programming the part after the
application of voltage to the AVDD, DVDD, VVCO, and CE pins. On
initial power-up, an interval is required between programming
the control latch and programming the N counter latch.
This interval is necessary to allow the transient behavior of the
ADF4360-3 during initial power-up to have settled. During
initial power-up, a write to the control latch powers up the part,
and the bias currents of the VCO begins to settle. If these currents have not settled to within 10% of their steady-state value,
and if the N counter latch is then programmed, the VCO may
not be able to oscillate at the desired frequency, which does not
allow the band select logic to choose the correct frequency
band, and the ADF4360-3 may not achieve lock. If the recommended interval is inserted, and the N counter latch is programmed, the band select logic can choose the correct frequency band, and the part locks to the correct frequency.
The duration of this interval is affected by the value of the capacitor on the CN pin (Pin 14). This capacitor is used to reduce
the close-in noise of the ADF4360-3 VCO. The recommended
value of this capacitor is 10 µF. Using this value requires an interval of ≥ 5 ms between the latching in of the control latch bits
and latching in of the N counter latch bits. If a shorter delay is
required, this capacitor can be reduced. A slight phase noise
penalty is incurred by this change, which is explained further
in Table 10.
Table 10. CN Capacitance vs. Interval and Phase Noise
Recommended Interval between Control Latch and N Counter latch
≥5 ms
≥600 µs
Open-Loop Phase Noise @ 10 kHz Offset
−87 dBc
−86 dBc
POWER-UP
CLOCK
DATA
R COUNTER
LATCH DATA
CONTROL
LATCH DATA
N COUNTER
LATCH DATA
LE
REQUIRED INTERVAL
CONTROL LATCH WRITE TO
N COUNTER LATCH WRITE
Figure 16. ADF4360-3 Power-Up Timing
Rev. B | Page 16 of 24
04437-020
CN Value
10 µF
440 nF
ADF4360-3
Hardware Power-Up/Power-Down
Software Power-Up/Power-Down
If the part is powered down via the hardware (using the CE pin)
and powered up again without any change to the N counter
register during power-down, the part locks at the correct frequency because the part is already in the correct frequency
band. The lock time depends on the value of capacitance on the
CN pin, which is <5 ms for 10 µF capacitance. The smaller capacitance of 440 nF on this pin enables lock times of <600 µs.
If the part is powered down via the software (using the control
latch) and powered up again without any change to the N
counter latch during power-down, the part locks at the correct
frequency because the part is already in the correct frequency
band. The lock time depends on the value of capacitance on the
CN pin, which is <5 ms for 10 µF capacitance. The smaller capacitance of 440 nF on this pin enables lock times of <600 µs.
The N counter value cannot be changed while the part is in
power-down, since the part may not lock to the correct frequency on power-up. If it is updated, the correct programming
sequence for the part after power-up is to the R counter latch,
followed by the control latch, and finally the N counter latch,
with the required interval between the control latch and N
counter latch, as described in the Initial Power-Up section.
The N counter value cannot be changed while the part is in
power-down because the part may not lock to the correct frequency on power-up. If it is updated, the correct programming
sequence for the parts after power-up is to the R counter latch,
followed by the control latch, and finally the N counter latch,
with the required interval between the control latch and N
counter latch, as described in the Initial Power-Up section.
Rev. B | Page 17 of 24
ADF4360-3
CONTROL LATCH
Charge Pump Currents
With (C2, C1) = (0, 0), the control latch is programmed. Table 7
shows the input data format for programming the control latch.
CPI3, CPI2, and CPI1 in the ADF4360 family determine
Current Setting 1.
Prescaler Value
CPI6, CPI5, and CPI4 determine Current Setting 2. See the
truth table in Table 7.
In the ADF4360 family, P2 and P1 in the control latch set the
prescaler values.
Power-Down
DB21 (PD2) and DB20 (PD1) provide programmable powerdown modes.
In the programmed asynchronous power-down, the device
powers down immediately after latching a 1 into Bit PD1, with
the condition that PD2 has been loaded with a 0. In the programmed synchronous power-down, the device power-down is
gated by the charge pump to prevent unwanted frequency
jumps. Once the power-down is enabled by writing a 1 into
Bit PD1 (on the condition that a 1 has also been loaded to PD2),
the device will go into power-down on the second rising edge of
the R counter output, after LE goes high. When the CE pin is
low, the device is immediately disabled regardless of the state of
PD1 or PD2.
Output Power Level
Bits PL1 and PL2 set the output power level of the VCO. See the
truth table in Table 7.
Mute-Till-Lock Detect
DB11 of the control latch in the ADF4360 family is the mute-tilllock detect bit. This function, when enabled, ensures that the RF
outputs are not switched on until the PLL is locked.
CP Gain
DB10 of the control latch in the ADF4360 family is the charge
pump gain bit. When it is programmed to a 1, Current Setting 2
is used. When it is programmed to a 0, Current Setting 1 is used.
Charge Pump Three-State
This bit puts the charge pump into three-state mode when
programmed to a 1. It should be set to 0 for normal operation.
Phase Detector Polarity
When a power-down is activated (either synchronous or
asynchronous mode), the following events occur:
The PDP bit in the ADF4360 family sets the phase detector
polarity. The positive setting enabled by programming a 1 is
used when using the on-chip VCO with a passive loop filter or
with an active noninverting filter. It can also be set to 0. This is
required if an active inverting loop filter is used.
• All active dc current paths are removed.
• The R, N, and timeout counters are forced to their load
state conditions.
MUXOUT Control
• The charge pump is forced into three-state mode.
The on-chip multiplexer is controlled by M3, M2, and M1.
See the truth table in Table 7.
• The digital lock detect circuitry is reset.
Counter Reset
• The RF outputs are debiased to a high impedance state.
• The reference input buffer circuitry is disabled.
DB4 is the counter reset bit for the ADF4360 family. When this
is 1, the R counter and the A, B counters are reset. For normal
operation, this bit should be 0.
• The input register remains active and capable of loading and
latching data.
Core Power Level
PC1 and PC2 set the power level in the VCO core. The recommended setting is 15 mA. See the truth table in Table 7.
Rev. B | Page 18 of 24
ADF4360-3
N COUNTER LATCH
R COUNTER LATCH
With (C2, C1) = (1, 0), the N counter latch is programmed.
Table 8 shows the input data format for programming the
N counter latch.
With (C2, C1) = (0, 1), the R counter latch is programmed.
Table 9 shows the input data format for programming the
R counter latch.
A Counter Latch
R Counter
A5 to A1 program the 5-bit A counter. The divide range is 0
(00000) to 31 (11111).
R1 to R14 set the counter divide ratio. The divide range is 1
(00......001) to 16383 (111......111).
Reserved Bits
Antibacklash Pulse Width
DB7 is a spare bit that is reserved. It should be programmed to 0.
DB16 and DB17 set the antibacklash pulse width.
B Counter Latch
Lock Detect Precision
B13 to B1 program the B counter. The divide range is 3
(00.....0011) to 8191 (11....111).
DB18 is the lock detect precision bit and sets the number of
reference cycles with less than 15 ns phase error for entering the
locked state. With LDP at 1, five cycles are taken; with LDP at 0,
three cycles are taken.
Overall Divide Range
The overall divide range is defined by ((P × B) + A), where P is
the prescaler value.
CP Gain
DB21 of the N counter latch in the ADF4360 family is the
charge pump gain bit. When this is programmed to 1, Current
Setting 2 is used. When programmed to 0, Current Setting 1 is used.
This bit can also be programmed through DB10 of the control
latch. The bit will always reflect the latest value written to it,
whether this is through the control latch or the N counter latch.
Divide-by-2
DB22 is the divide-by-2 bit. When set to 1, the output divide-by-2
function is chosen. When it is set to 0, normal operation occurs.
Divide-by-2 Select
DB23 is the divide-by-2 select bit. When programmed to 1, the
divide-by-2 output is selected as the prescaler input. When set
to 0, the fundamental is used as the prescaler input. For example, using the output divide-by-2 feature and a PFD frequency
of 200 kHz, the user will need a value of N = 8,000 to generate
800 MHz. With the divide-by-2 select bit high, the user may
keep N = 4,000.
Test Mode Bit
DB19 is the test mode bit (TMB) and should be set to 0. With
TMB = 0, the contents of the test mode latch are ignored and
normal operation occurs as determined by the contents of the
control latch, R counter latch, and N counter latch. Note that
test modes are for factory testing only and should not be programmed by the user.
Band Select Clock
These bits set a divider for the band select logic clock input. The
output of the R counter is by default the value used to clock the
band select logic, but if this value is too high (>1 MHz), a
divider can be switched on to divide the R counter output to a
smaller value (see Table 9).
Reserved Bits
DB23 to DB22 are spare bits that are reserved. They should be
programmed to 0.
Rev. B | Page 19 of 24
ADF4360-3
APPLICATIONS
DIRECT CONVERSION MODULATOR
The LO ports of the AD8349 can be driven differentially from
the complementary RFOUTA and RFOUTB outputs of the
ADF4360-3. This gives a better performance than a singleended LO driver and eliminates the often necessary use of a
balun to convert from a single-ended LO input to the more
desirable differential LO inputs for the AD8349. The typical
rms phase noise (100 Hz to 100 kHz) of the LO in this
configuration is 1.17°.
Direct conversion architectures are increasingly being used to
implement base station transmitters. Figure 17 shows how ADI
parts can be used to implement such a system.
The circuit block diagram shows the AD9761 TxDAC® being
used with the AD8349. The use of dual integrated DACs, such
as the AD9761 with its specified ±0.02 dB and ±0.004 dB gain
and offset matching characteristics, ensures minimum error
contribution (over temperature) from this portion of the
signal chain.
The AD8349 accepts LO drive levels from −10 dBm to 0 dBm.
The optimum LO power can be software programmed on the
ADF4360-3, which allows levels from −12 dBm to −3 dBm from
each output.
The local oscillator is implemented using the ADF4360-3. The
low-pass filter was designed using ADIsimPLL for a channel
spacing of 100 kHz and an open-loop bandwidth of 10 kHz.
The frequency range of the ADF4360-3 (1.6 GHz to 1.95 GHz)
makes it ideally suited for implementation of a W-CDMA
transceiver.
The RF output is designed to drive a 50 Ω load but must be accoupled, as shown in Figure 17. If the I and Q inputs are driven
in quadrature by 2 V p-p signals, the resulting output power
from the modulator will be approximately 2 dBm
REFIO
IOUTA
MODULATED
DIGITAL
DATA
LOW-PASS
FILTER
IOUTB
AD9761
TxDAC
QOUTA
LOW-PASS
FILTER
QOUTB
FSADJ
2kΩ
VVCO
LOCK
DETECT
VDD
IBBP
6
FREFIN
21
2
23
VVCO DVDD AVDD CE MUXOUT VTUNE 7
14 CN
CP 24
1nF 1nF
16 REFIN
15kΩ
SPI COMPATIBLE SERIAL BUS
100pF
220pF
AD8349
TO RF PA
QBBP
ADF4360-3
VVCO
19 LE
QBBN
12 CC
47nH
13 RSET
47nH
2.7pF
4.3nH
RFOUTA 4
4.7kΩ
CPGND
1
IBBN
6.8kΩ
17 CLK
1nF
VPS2
6.8nF
470pF
51Ω
18 DATA
VPS1
20
3
AGND
8
9
10
LOIN
DGND RFOUTB 5
11
22
15
LOIP
2.7pF
4.3nH
Figure 17. Direct Conversion Modulator
Rev. B | Page 20 of 24
PHASE
SPLITTER
04437-021
10µF
ADF4360-3
FIXED FREQUENCY LO
ADuC812 Interface
Figure 18 shows the ADF4360-3 used as a fixed frequency LO at
1.8 GHz. The low-pass filter was designed using ADIsimPLL for
a channel spacing of 8 MHz and an open-loop bandwidth of
40 kHz. The maximum PFD frequency of the ADF4360-3 is
8 MHz. Because using a larger PFD frequency allows users to
use a smaller N, the in-band phase noise is reduced to as low as
possible, –99 dBc/Hz. The 40 kHz bandwidth is chosen to be
just greater than the point at which the open-loop phase noise
of the VCO is –99 dBc/Hz, thus giving the best possible integrated noise. The typical rms phase noise (100 Hz to 100 kHz)
of the LO in this configuration is 0.3°. The reference frequency
is from a 16 MHz TCXO from Fox; thus an R value of 2 is programmed. Taking into account the high PFD frequency and its
effect on the band select logic, the band select clock divider is
enabled. In this case, a value of 8 is chosen. A very simple pullup resistor and dc blocking capacitor complete the RF output
stage.
Figure 19 shows the interface between the ADF4360 family and
the ADuC812 MicroConverter® Because the ADuC812 is based
on an 8051 core, this interface can be used with any 8051 based
microcontroller. The MicroConverter is set up for SPI master
mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF4360 family
needs a 24-bit word, which is accomplished by writing three
8-bit bytes from the MicroConverter to the device. When the
third byte has been written, the LE input should be brought
high to complete the transfer.
MOSI
ADuC812
SCLK
SDATA
LE
I/O PORTS
ADF4360-x
CE
MUXOUT
(LOCK DETECT)
04437-023
VVCO
SCLOCK
LOCK
DETECT
VVDD
Figure 19. ADuC812 to ADF4360-x Interface
6
10µF
FOX
801BE-160
16MHz
1nF 1nF
21
2
23
20
16 REFIN
22.0nF
3.9nF
51Ω
470Ω
17 CLK
ADF4360-3
VVCO
19 LE
12 CC
51Ω
13 RSET
CPGND
1
51Ω
100pF
ADSP-2181 Interface
RFOUTA 4
4.7kΩ
AGND
3
8
9
10
DGND RF
OUTB 5
11
22
15
100pF
04437-022
SPI COMPATIBLE SERIAL BUS
18 DATA
1nF
I/O port lines on the ADuC812 are also used to control powerdown (CE input) and detect lock (MUXOUT configured as lock
detect and polled by the port input). When operating in the
described mode, the maximum SCLOCK rate of the ADuC812
is 4 MHz. This means that the maximum rate at which the output frequency can be changed is 166 kHz.
VVCO DVDD AVDD CE MUXOUT VTUNE 7
14 CN
CP 24
Figure 18. Fixed Frequency LO
INTERFACING
Figure 20 shows the interface between the ADF4360 family and
the ADSP-21xx digital signal processor. The ADF4360 family
needs a 24-bit serial word for each latch write. The easiest way
to accomplish this using the ADSP-21xx family is to use the
autobuffered transmit mode of operation with alternate framing. This provides a means for transmitting an entire block of
serial data before an interrupt is generated.
The ADF4360 family has a simple SPI®-compatible serial interface for writing to the device. CLK, DATA, and LE control the
data transfer. When LE goes high, the 24 bits that have been
clocked into the appropriate register on each rising edge of CLK
will get transferred to the appropriate latch. See Figure 2 for the
timing diagram and Table 5 for the latch truth table.
MOSI
TFS
ADSP-21xx
I/O PORTS
SCLK
SDATA
LE
ADF4360-x
CE
MUXOUT
(LOCK DETECT)
04437-024
The maximum allowable serial clock rate is 20 MHz. This
means the maximum update rate possible is 833 kHz or one
update every 1.2 µs. This is certainly more than adequate for
systems that will have typical lock times in hundreds of microseconds.
SCLOCK
Figure 20. ADSP-21xx to ADF4360-x Interface
Set up the word length for 8 bits and use three memory locations for each 24-bit word. To program each 24-bit latch, store
the 8-bit bytes, enable the autobuffered mode, and write to the
transmit register of the DSP. This last operation initiates the
autobuffer transfer.
Rev. B | Page 21 of 24
ADF4360-3
The leads on the chip scale package (CP-24) are rectangular.
The printed circuit board pad for these should be 0.1 mm
longer than the package lead length and 0.05 mm wider than
the package lead width. The lead should be centered on the pad
to ensure that the solder joint size is maximized.
Experiments have shown that the circuit shown in Figure 22
provides an excellent match to 50 Ω over the operating range of
the ADF4360-3. This gives approximately −2 dBm output power
across the frequency range of the ADF4360-3. Both singleended architectures can be examined using the EVALADF4360-3EB1 evaluation board.
VVCO
The bottom of the chip scale package has a central thermal pad.
The thermal pad on the printed circuit board should be at least
as large as this exposed pad. On the printed circuit board, there
should be a clearance of at least 0.25 mm between the thermal
pad and the inner edges of the pad pattern to ensure that shorting is avoided.
47nH
2.7pF 4.3nH
RFOUT
50Ω
04437-026
PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE
Figure 22. Optimum ADF4360-3 Output Stage
If the user does not need the differential outputs available on
the ADF4360, the user may either terminate the unused output
or combine both outputs using a balun. The circuit in Figure 23
shows how best to combine the outputs.
VVCO
The user should connect the printed circuit thermal pad to
AGND. This is internally connected to AGND.
2.4nH
RFOUTA
OUTPUT MATCHING
There are a number of ways to match the output of the
ADF4360-3 for optimum operation; the most basic is to use a
50 Ω resistor to VVCO. A dc bypass capacitor of 100 pF is connected in series, as shown Figure 21. Because the resistor is not
frequency dependent, this provides a good broadband match.
The output power in this circuit typically gives −3 dBm output
power into a 50 Ω load.
VVCO
51Ω
50Ω
04437-025
100pF
RFOUT
Figure 21. Simple ADF4360-3 Output Stage
A better solution is to use a shunt inductor (acting as an RF
choke) to VVCO. This gives a better match and therefore more
output power. Additionally, a series inductor is added after the
dc bypass capacitor to provide a resonant LC circuit. This tunes
the oscillator output and provides approximately 10 dB additional rejection of the second harmonic. The shunt inductor
needs to be a relatively high value (>40 nH).
3.9nH
47nH
1.8pF
10pF
3.9nH
RFOUTB
50Ω
2.4nH
1.8pF
04437-027
Thermal vias may be used on the printed circuit board thermal
pad to improve thermal performance of the package. If vias are
used, they should be incorporated in the thermal pad at a
1.2 mm pitch grid. The via diameter should be between 0.3 mm
and 0.33 mm, and the via barrel should be plated with 1 ounce
of copper to plug the via.
Figure 23. Balun for Combining ADF4360-3 RF Outputs
The circuit in Figure 23 is a lumped-lattice-type LC balun. It is
designed for a center frequency of 1.8 GHz and outputs 3.0 dBm
at this frequency. The series 2.4 nH inductor is used to tune out
any parasitic capacitance due to the board layout from each
input, and the remainder of the circuit is used to shift the
output of one RF input by +90° and the second by −90°, thus
combining the two. The action of the 3.9 nH inductor and the
1.8 pF capacitor accomplish this. The 47 nH is used to provide
an RF choke in order to feed the supply voltage, and the 10 pF
capacitor provides the necessary dc block. To ensure good RF
performance, the circuits in Figure 22 and Figure 23 were
implemented with Coilcraft 0402/0603 inductors and AVX 0402
thin-film capacitors.
Alternatively, instead of the LC balun shown in Figure 23, both
outputs may be combined using a 180° rat-race coupler.
Rev. B | Page 22 of 24
ADF4360-3
OUTLINE DIMENSIONS
0.60 MAX
4.00
BSC SQ
PIN 1
INDICATOR
0.60 MAX
TOP
VIEW
0.50
BSC
3.75
BSC SQ
0.50
0.40
0.30
1.00
0.85
0.80
12° MAX
PIN 1
INDICATOR
19
18
24 1
*2.45
EXPOSED
PAD
2.30 SQ
2.15
(BOTTOMVIEW)
13
12
7
0.80 MAX
0.65 TYP
6
0.23 MIN
2.50 REF
0.05 MAX
0.02 NOM
SEATING
PLANE
0.30
0.23
0.18
0.20 REF
COPLANARITY
0.08
*COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-2
EXCEPT FOR EXPOSED PAD DIMENSION
Figure 24. 24-Lead Lead Frame Chip Scale Package [VQ_LFCSP]
4 mm × 4 mm Body, Very Thin Quad (CP-24-2)
Dimensions shown in millimeters
ORDERING GUIDE
Model
ADF4360-3BCP
ADF4360-3BCPRL
ADF4360-3BCPRL7
ADF4360-3BCPZ1
ADF4360-3BCPZRL1
ADF4360-3BCPZRL71
EVAL-ADF4360-3EB1
1
Temperature Range
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
Frequency Range
1600 MHz to 1950 MHz
1600 MHz to 1950 MHz
1600 MHz to 1950 MHz
1600 MHz to 1950 MHz
1600 MHz to 1950 MHz
1600 MHz to 1950 MHz
Z = Pb-free model.
Rev. B | Page 23 of 24
Package Option
CP-24-2
CP-24-2
CP-24-2
CP-24-2
CP-24-2
CP-24-2
Evaluation Board
ADF4360-3
NOTES
Purchase of licensed I2C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I2C Patent
Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.
© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.
C04437–0–12/04(B)
Rev. B | Page 24 of 24
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement