Evaluation Board User Guide UG-485

Evaluation Board User Guide UG-485
Evaluation Board User Guide
UG-485
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Evaluation Board for the ADF4153A Fractional-N PLL Frequency Synthesizer
FEATURES
DOCUMENTS NEEDED
Self-contained evaluation board including synthesizer,
VCO, TCXO for reference frequency, and loop filter
Designed for 25 MHz PFD frequency, 2.5 mA charge pump
current, and 50 kHz loop bandwidth
Accompanying software allows complete control of
synthesizer functions from a PC
ADF4153A data sheet
EVALUATION KIT CONTENTS
EV-ADF4153ASD1Z board
CD that includes
Self-installing software that allows users to control the
board and exercise all functions of the device
Electronic version of the ADF4153A data sheet
Electronic version of the UG-485 user guide
Electronic version of the UG-476 user guide (PLL software
installation procedure)
ADDITIONAL EQUIPMENT
PC running Windows XP or more recent version
SDP-S board (system demonstration platform, serial only)
Spectrum analyzer
Oscilloscope (optional)
REQUIRED SOFTWARE
ADI Frac-N PLL software (Revision 4.2.1 or higher)
ADIsimPLL
GENERAL DESCRIPTION
This evaluation board is designed to allow the user to evaluate
the performance of the ADF4153A frequency synthesizer for
phase-locked loops (PLLs). Figure 1 shows the board, which
contains the ADF4153A synthesizer, an edge-mounted SMA
connector for the RF output signal, power supply connectors,
a temperature compensated reference oscillator (TCXO) of
25 MHz frequency, and an SDP connector. There is also a
loop filter (50 kHz) and a VCO (Mini-Circuits ROS-1800+)
on board.
The package also contains Windows® software (XP or later) to
allow easy programming of the synthesizer.
This board requires a system demonstration platform-serial
(SDP-S) board (not supplied with the kit). The SDP-S allows
software programming of the ADF4153A device.
11065-001
EVALUATION BOARD
Figure 1. EV-ADF4153ASD1Z with SDP-S
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Rev. 0 | Page 1 of 20
UG-485
Evaluation Board User Guide
TABLE OF CONTENTS
Features .............................................................................................. 1
Power Supplies ...............................................................................4
Evaluation Kit Contents ................................................................... 1
Input Signals...................................................................................4
Additional Equipment ..................................................................... 1
Output Signals ...............................................................................4
Documents Needed .......................................................................... 1
Default Operation and Jumper Selection Settings ....................5
Required Software ........................................................................ 1
System Demonstration Platform (SDP) .....................................5
General Description ......................................................................... 1
Evaluation Board Software ...............................................................6
Evaluation Board .............................................................................. 1
Evaluation and Test ...........................................................................8
Revision History ............................................................................... 2
Evaluation Board Schematics and Artwork ...................................9
Quick Start Guide ............................................................................. 3
Bill of Materials ............................................................................... 16
Evaluation Board Hardware ............................................................ 4
Related Links ................................................................................... 17
REVISION HISTORY
12/12—Revision 0: Initial Version
Rev. 0 | Page 2 of 20
Evaluation Board User Guide
UG-485
QUICK START GUIDE
6.
Follow these steps to quickly evaluate the ADF4153A device:
1.
2.
3.
4.
5.
Install the ADI Frac-N PLL software (see UG-476)
Connect the SDP-S motherboard to the EV-ADF4153ASD1Z
and the PC.
Follow the hardware driver installation procedure when
appears (Windows XP only).
Connect the power supplies to banana connectors (5.5 V).
Run the ADI Frac-N PLL software.
7.
8.
9.
Rev. 0 | Page 3 of 20
Select the SDP board and the ADF4153 device in the
Select Device and Connection tab of the software front
panel window. Note that ADF4153 and ADF4153A are
software compatible.
Click the Main Controls tab and update all registers.
Connect the spectrum analyzer to J2.
Measure the results.
UG-485
Evaluation Board User Guide
EVALUATION BOARD HARDWARE
The evaluation board requires the use of an SDP-S motherboard
to program the device. This is not included and must be
purchased separately. The EV-ADF4153ASD1Z schematics are
shown in Figure 7, Figure 8, and Figure 9.
POWER SUPPLIES
The board is powered from external banana connectors. The
voltage should be 5.5 V. The power supply circuit provides
3.0 V to VDD on the board (which supplies the ADF4153A AVDD
and DVDD pins) and allows the user to choose either 3.0 V or
5 V for the ADF4153A VP. The default settings are 3.0 V for the
ADF4153A VDD and 5 V for the ADF4153A VP. Note that VDD
should never exceed 3.3 V. This can damage the device.
External power supplies can be used to directly drive the device.
In this case, the user must insert SMA connectors as shown in
Figure 2.
The necessary reference input comes from an on-board temperature compensated crystal oscillator (TCXO) of 25 MHz
frequency.
Alternatively, this can be sourced from an external generator. In
this case, remove R16 and R14 to disconnect the TCXO from
the supply and from the reference path, insert Connector J11 or
the edge mount connector, J5, and connect the external generator to the connector. A low noise, high slew rate reference
source is best for achieving the stated performance of the
ADF4153A.
Digital SPI signals are supplied through the SDP connector, J1.
Using the SDP-S platform is recommended. The SDP-B can
also be used, but Resistor R57 must be removed on the SDP-B
board. Some additional spurious low frequencies may appear if
the SDP-B connector is used.
11065-002
INPUT SIGNALS
Figure 2. Evaluation Board Silkscreen
OUTPUT SIGNALS
All components necessary for LO generation are inserted on
board. The PLL is made up of the ADF4153A synthesizer, a
passive loop filter, and the VCO. This board is supplied with a
VCO ROS1800+ from Mini-Circuits, which covers a frequency
range from 1700 MHz to 1800 MHz. A low-pass filter of 50 kHz
loop bandwidth is inserted between the charge pump output
and the VCO input. The 2.5 mA charge pump current setting
is used. The VCO output is available at RFOUT through a
standard SMA connector, J2. The MUXOUT signal can be
monitored at Test Point T8 or at SMA Connector J3.
Rev. 0 | Page 4 of 20
Evaluation Board User Guide
UG-485
DEFAULT OPERATION AND JUMPER SELECTION
SETTINGS
Link positions are detailed in Table 1.
Table 1. Link Positions and Functions
Link
LK1
LK2
LK3 (VDD)
LK4 (VVCO)
LK5 (VP)
Position
A
B
A
B
A
B
A
B
A
B
Options
R1A
RSET
GND
VDD
5V
3V
5V
3V
5V
3V
Description
Not used
Normal operation
Not used
Normal operation
Not used
Normal operation
VCO supply (5 V)
VCO supply (3 V)
VP supply (5 V)
VP supply (3 V)
SYSTEM DEMONSTRATION PLATFORM (SDP)
The system demonstration platform (SDP) is a series of controller boards, interposer boards, and daughter boards that can be
used for easy, low cost evaluation of Analog Devices, Inc.,
components and reference circuits. It is a reusable platform
whereby a single controller board can be reused in various
daughter board evaluation systems.
Controller boards connect to the PC via USB 2.0 and provide a
range of communication interfaces on a 120-pin connector.
The pinout for this connector is strictly defined. This 120-pin
connector’s receptacle is on all SDP daughter boards, component evaluation boards, and Circuits from the Lab™ reference
circuit boards. There are two controller boards in the platform:
the SDP-B, which is based on the Blackfin® ADSP-BF527, and
the SDP-S, which is a serial interface only controller board.
The SDP-S has a subset of the SDP-B functionality.
Interposer boards route signals between the SDP 120-pin connector and a second connector. When the second connector is
also a 120-pin connector, the interposer can be used for signal
monitoring of the 120-pin connector signals. Alternatively, the
second connector allows SDP platform elements to be integrated
into a second platform, for example, the BeMicro SDK. More
information on the SDP can be found at www.analog.com/sdp.
Rev. 0 | Page 5 of 20
UG-485
Evaluation Board User Guide
EVALUATION BOARD SOFTWARE
Confirm that SDP board connected is displayed at the bottom
left of the window (see Figure 3). Otherwise, the software has no
connection to the evaluation board.
To run the software, click the ADI PLL Frac-N file on the
desktop or in the Start menu.
Note that, when connecting the board, it takes about 5 sec to
10 sec for the status label to change.
On the Select Device and Connection tab, choose ADF4153
and SDP board (black), and click Connect.
Under the File menu, the current settings can be saved to, and
loaded from, a text file.
11065-003
The control software for the EV-ADF4153ASD1Z accompanies
the board on the CD included in the evaluation kit. To install
the software, see UG-476 (the PLL Software Installation Guide).
Figure 3. Software Front Panel Display—Select Device and Connection
Rev. 0 | Page 6 of 20
Evaluation Board User Guide
UG-485
The Main Controls tab controls the PLL settings (see Figure 4).
Use the Reference Frequency text box to set the correct reference frequency and the reference frequency divider. The default
reference on the software window is at 25 MHz to match the
on-board reference crystal oscillator.
In the Sweep and Hop tab, you can make the device sweep a
range of frequencies or hop between two set frequencies.
In the Latches/Registers section at the bottom of the window,
the values to be written to each register are displayed. If the
background on the text box is green, the value displayed is
different from the value actually on the device. Click Write Rx
(where x = 0 to 3) to write that value to the device.
11065-004
Use the RF Settings section to control the output frequency.
You can type the desired output frequency in the RF VCO
Output Frequency text box (in megahertz).
In the Registers tab, you can manually input the desired value
to be written to the registers.
Figure 4. Software Front Panel Display—Main Controls
Rev. 0 | Page 7 of 20
UG-485
Evaluation Board User Guide
EVALUATION AND TEST
8.
–50
MARKER 1 [T1] 4.98kHz, –103.81dBc/Hz
MARKER 2 [T1] 100kHz, –115.28dBc/Hz
MARKER 3 [T1] 1MHz, –141.05dBc/Hz
–70
–70
–90
–90
1
–110
–110
2
–130
–130
3
–150
–150
–170
100
1k
10k
100k
FREQUENCY (Hz)
–170
10M 30M
1M
Figure 5. Spectrum Analyzer Display
SDP-S BOARD
SIGNAL
GENERATOR
SDP CONNECTOR
EXTERNAL DC
GND
LOCK DETECT LED
EXTERNAL DC
SUPPLY
PC
REFERENCE IN/
REFERENCE OUT
PLL
EXTERNAL
POWER
SWITCH
LOOP
FILTER
TCXO
SPECTRUM
ANALYZER
POWER
SUPPLIES
PLL
POWER
LED
VCO
Figure 6. Typical Evaluation Setup
Rev. 0 | Page 8 of 20
SPUR POWER (dBc)
5.
6.
7.
–50
11065-006
4.
Install the ADI Frac-N PLL software.
Connect the SDP-S connector to the EV-ADF4153ASD1Z.
Connect the evaluation board to a PC using the supplied
USB cable.
Follow the hardware installation procedure that appears
(Windows XP only).
Connect a spectrum analyzer to Connector J2.
Run the ADI Frac-N PLL software.
Select the SDP board and the ADF4153 device in the
Select Device and Connection tab of the software front
panel window. Note that ADF4153 and ADF4153A are
software compatible.
In the Main Controls panel, set the VCO center frequency,
PFD frequency, and reference frequency. By default, VCO
frequency is set to 1750.2 MHz (middle range of the MiniCircuits ROS-1800+ VCO), and both reference frequency
and PFD frequency are set to 25 MHz to match the
frequency of the TCXO applied on board. The charge
pump current should equal 2.5 mA. See Figure 6 for the
suggested setup.
PHASE NOISE (dBc/Hz)
1.
2.
3.
Measure the output spectrum. Figure 5 shows a screenshot
of the signal source analyzer operating in phase noise
mode, taken at a frequency of 1750.2 MHz.
11065-005
9.
To evaluate and test the performance of the ADF4153A, use the
following procedure:
**
**
LE2
LE
R27
R6
R5
DATA
+
R4
DNP
0R
VCC
DNP
330 r
330 r
330 r
4
330 r
R23
CLK
**R15
R14
J5
J11
DNP
R22
2
GND
25MHz
Y2
T1
OUT
J4
3
**
A
1NF
C15
R26
10k
R25
10k
51R
** R17
10k
C14
T2
C26
10pF
C27
0.1uF
T6
T5
T4
T3
14
13
12
8
LE
2
1
DATA
CLK
REFIN
U1
*
16
17
RFINA
RSET
CP
VP
9
3
RFINB
10
5
15
4
19
20
18
10pF
C7
VP
0.1uF
C6
MU XO U T
ADF4153AB CPZ
7
6
SDVDD
C5
10pF
11
C4
0.1uF
AV DD
VDD
B
R24
1NF
LK2
Note on non-ins e rte d compone nts .
ope ration of the board.
* - The s e compone nts can be changed by the us e r f or different
** - The s e compone nts can be ins e rte d by the us e r f or e xpans ion purpos e s .
+5V
+3V
CE
CE2
J7
0r
DVDD
C11
C10
100 PF
C16
LK1
R1A
**
100 R
R11
100 PF
5k1
DNP
C17
R3
*
C1
8.2nF
0.1uF
10pF
C2
*
R1
J3
120nF
*
* R2
**
120R
240R
C3
T8
3.9nF
*
C9
C8
VCC
VIN RFO U T
*
Y1
10K
10K
10
Lock De te ct
** D1
R13
R12
VCO 19V-XXXX T
2
22uF
VV CO
10PF
+
TEST
22uF
C12
J6
10PF
C13
0R
R16
AV DD
AGND
CPGND
DVDD
AGND
Rev. 0 | Page 9 of 20
DGND
Figure 7. Evaluation Board Schematic (Page 1)
DGND
A
B
14
R18
100 PF
C18
VDD
MU XO U T
R7
18R
51R
R10
18R
R9
18R
R8
100 PF
C19
J2
RFO U T
11065-007
VDD
Evaluation Board User Guide
UG-485
EVALUATION BOARD SCHEMATICS AND ARTWORK
GND
5V_USB
BANANA-BLACK
BANANA-RED
VSUPPLY
D2
0.5A, 20V
D3
D5
0.5A, 20V
0r
R36
R46
DNP
S1
+5.5V
Rev. 0 | Page 10 of 20
0r
C23
1uF
R39
DNP
R38
R40
0r
R41
DNP
DNP
1uF
EN
VIN
5
8
U3
Figure 8. Evaluation Board Schematic (Page 2)
4
1
PG
7
SENSE 2
N/C
VOUT
GND EP GND
9
6
3
EN/UVLO
VIN
ADP7104 ARDZ-5.0
R20
3
C20
0r
R19
1
GND
2
U2
VOUT
5
R43
DNP
C22
1uF
10uF
C24
L1
R44
1.5r
C28
470uF
10uH
C21
10nF
+
0r
R35
+
100uF
C25
0r
R45
T13
T12
+5V
+3V
LK5
A B
SDP_VDD
LK4
A B
D4
LK3
A B
RED
4K7
R21
VP
VVCO
VDD
T11
T10
T9
**
**
**
J10
J9
J8
11065-008
R37
DNP
UG-485
Evaluation Board User Guide
Evaluation Board User Guide
UG-485
11065-009
Figure 9. Evaluation Board Schematic (Page 3)
Rev. 0 | Page 11 of 20
Evaluation Board User Guide
11065-010
UG-485
Figure 10. Layer 1 (Component Side)
Rev. 0 | Page 12 of 20
UG-485
11065-011
Evaluation Board User Guide
Figure 11. Layer 2 (Ground Plane)
Rev. 0 | Page 13 of 20
Evaluation Board User Guide
11065-012
UG-485
Figure 12. Layer 3 (Power Plane)
Rev. 0 | Page 14 of 20
UG-485
11065-013
Evaluation Board User Guide
Figure 13. Layer 4 (Solder Side)
Rev. 0 | Page 15 of 20
UG-485
Evaluation Board User Guide
BILL OF MATERIALS
Table 2.
Reference Designator
C1
C2
C3
C4, C6, C10, C27
C5, C7, C9, C11, C13, C26
C8, C12
C14, C15
C16, C17, C18, C19
C20, C22, C23
C21
C24
C25
C28
D1
D2
D3, D5
D4
J1
J2
J3, J4, J10, J11
J5, J6, J7, J8, J9
L1
LK1, LK3, LK4, LK5
LK2
GND
VSUPPLY
R1A
R1
R2
R3
R4, R5, R6, R23, R29, R42
R7, R8, R9
R10, R17
R11
R12, R13, R24, R25, R26
R14, R16, R18, R19, R28, R35, R36, R39, R40, R45
R15, R20, R22, R27, R32, R33, R37, R38, R41, R43, R46
R21
R30
R31, R34
R44
S1
T1 to T14
U1
U2
U3
U4
Y1
Y2
Part Description
Capacitor, 0603, 8.2 nF, 25 V, NP0
Capacitor, 0603, 120 nF, 50 V, X7R
Capacitor, 0603, 3.9 nF, 50 V
Capacitor, 0603, 0.1 μF, 16 V
Capacitor, 0603, 10 pF, 50 V
Capacitor, Case A, 22 μF, 6.3 V
Capacitor, 0603, 1 nF, 50 V
Capacitor, 0603, 100 pF, 50 V
Capacitor, 0603, 1 μF, 10 V
Capacitor, 0603, 10 nF, 50 V
Capacitor, 0603, X5R, 10 μF V, 10 V
Capacitor, Case B, 100 μF, 6.3 V
Capacitor, Case D, 470 μF, 6.3 V
LED, green
Diode, DO41, 1 A, 50 V
SD103C, 6.2 V
LED, red
120-way connector, 0.6 mm pitch
Jack, SMA, SMA_EDGE
Jack, SMA, receptacle straight PCB
Jack, SMA, SMA_EDGE
Inducor, 0805, 10 μH
Jumper-2\SIP3, Link-3P
Jumper-2
Black 4 mm banana socket
Red 4 mm banana socket
Resistor, 0805
Resistor, 0603, 120 Ω
Resistor, 0603, 240 Ω
Resistor, 0805, 5.1 kΩ, ±1%, 0.1 W
Resistor, 0603, 330 Ω
Resistor, 0603, 18 Ω
Resistor, 0603, 51 Ω
Resistor, 0603 100 Ω
Resistor, 0603, 10 kΩ
Resistor, 0603, 0 Ω
Resistor, 0603
Resistor, 0603, 4.7 kΩ, ±1%, 0.063 W
Resistor, 0402
Resistor, RC31, 0402, 100 kΩ
Resistor, 0603, 1.5 Ω
Switch, PCB, SPDT, 20 V
Test point, PCB, red PK_100
ADF4153A, 20-lead LFCSP
ADP150, 5-lead TSOT-5
ADP7104, 8-lead SOIC
32k I2C serial EEPROM, MSOP8
1700 MHz to 1800 MHz VCO
25 MHz, SMD, temperature
compensated crystal oscillator
Rev. 0 | Page 16 of 20
Manufacturer/Part No.
Kemet C0603C822J3GACTU
Kemet C0603C124K5RACTU
Kemet C0603C392J5GACTU
AVX CM105X7R104K16AT
AVX 06035A100JAT2A
AVX TAJA226K006RNJ
AVX 06035A102JAT2A
AVX 06035A101JAT2A
Murata GRM188R61A105KA61D
AVX 06035C103JAT2A
AVX 00603ZD106MAT2A
AVX TAJB107K006R
AVX TAJD477K006R
OSRAM LGR971-Z
Multicomp 1N4001
ON Semiconductor MBR0520LT1G
Avago HSMS-C170
Hirose FX8-120S-SV(21)
Emerson 142-0701-851
Not inserted
Not inserted
KEMET L0805C100MDWIT
Harwin M20-9990345 and M7566-05
Harwin M20-9990245 and M7566-05
Deltron 571-0100-01
Deltron 571-0500-01
Not inserted
Multicomp MC 0.063 0603 1% 120R
Multicomp MC 0.063 0603 1% 240R
Multicomp MC 0.1 0805 1% 5K1
Multicomp MC 0.063W 0603 1% 330R
Multicomp MC 0.063W 0603 1% 18R
Multicomp MC 0.063W 0603 1% 51R
Multicomp MC 0.0625W 0402 1% 100R
Multicomp MC 0.063W 0603 1% 10K
Multicomp MC 0.063W 0603 1% 0R
Not inserted
Multicomp MC 0.063W 0603 1% 4K7
Not inserted
YAGEO (Phycomp) RC0402JR-07100KL
Multicomp MC 0.063W 0603 1% 1R5
APEM TL36P0050
Vero 20-313137
ADF4153ABCPZ
ADP150AUJZ-3.0
ADP7104ARDZ-5.0
Microchip 24LC32A-I/MS
Mini-Circuits ROS-1800+
Rakon TXO225B
Evaluation Board User Guide
UG-485
RELATED LINKS
Resource
ADF4153A
ADP150
ADP7104
Description
Product Page, Fractional-N Frequency Synthesizer
Product Page, Ultralow Noise 150 mA CMOS Linear Regulator
Product Page, 20 V, 500 mA Low Noise, CMOS Low-Dropout Linear Regulator
Rev. 0 | Page 17 of 20
UG-485
Evaluation Board User Guide
NOTES
Rev. 0 | Page 18 of 20
Evaluation Board User Guide
UG-485
NOTES
Rev. 0 | Page 19 of 20
UG-485
Evaluation Board User Guide
NOTES
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions
By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions
set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you
have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc.
(“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal,
temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided
for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional
limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term
“Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including
ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may
not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to
promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any
occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board.
Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice
to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO
WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED
TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL
PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF
THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE
AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable
United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of
Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby
submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2012 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
UG11065-0-12/12(0)
Rev. 0 | Page 20 of 20
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement