DDR3 SODIMM Module - Electronic Datasheets
204-Pin SODIMM
DDR3 SDRAM
DDR3 SODIMM Module
4GB based on 2Gbit component
TFBGA with Pb-Free
Revision 1.0 (JAN. 2008)
-Initial Release
http://www.supertalent.com/oem
Products and Specifications discussed herein are subject to change without notice
1
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
DDR3 SDRAM
1.0 Feature
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
JEDEC standard 1.5V ± 0.075V Power Supply
VDDQ = 1.5V ± 0.075V
Programmable CAS latencies 6,7,8,9,10,11,13
Programmable Additive Latency(Posted CAS) : 0, CL - 2, or CL - 1 clock
Programmable CAS Write Latency(CWL) = 5 (DDR3-800), 6 (DDR3-1066), 7 (DDR3-1333), 8 (DDR3-1600) and 9 (DDR3-1866)
400MHz fCK for 800Mb/sec/pin, 533MHz fCK for 1066Mb/sec/pin, 667MHz fCK for 1333Mb/sec/pin, 800MHz fCK for
1600Mb/sec/pin, 900MHz fCK for 1866Mb/sec/pin
Bi-directional Differential Data Strobe
Burst Length: 8 (Interleave without any limit, sequential with starting address “000” only), 4 with tCCD = 4 which does not allow seamless
read or write [either On the fly using A12 or MRS]
On-Die termination using ODT pin
8 independent internal bank
Asynchronous Reset
Average Refresh Period 7.8us at lower than a TCASE 85°C, 3.9us at 85°C < TCASE < 95 °C
Serial presence detect with EEPROM
DIMM Dimension (Nominal) 30.00 mm high, 133.35 mm wide
Based on JEDEC standard reference Raw Cards Lay out.
RoHS compliant
Gold plated contacts
2.0 Ordering Information
Part number
Density
Module
Organization
Component
composition
Component
PKG
Module
Rank
Description
W1066SB4Gx
4GB
512Mx64
256Mx8*16
TFBGA
2
4GB 2Rx8 PC3-8500U
Note: Last Character x of the Part Number stand for DRAM vendor
S=Samsung; M=Micron; H=Hynix; E=Elpida
3.0 Key Timing Parameters
CL-tRCD-tRP
CAS Latency
DD3-1066
Unit
7-7-7
7
tCK
tCK
tCK(min)
1.875
ns
tRCD(min)
13.125
ns
tRP(min)
13.125
ns
tRAS(min)
37.5
ns
tRC(min)
50.625
ns
4.0 Absolute Maximum DC Rating
Symbol
Vin , Vout
VDD
VDDQ
VDDL
TSTG
Parameter
Voltage on any pin relative to VSS
Voltage on VDD & VDDQ supply relative to Vss
Short circuit current
Power dissipation
Storage Temperature
http://www.supertalent.com/oem
Rating
Units
-0.4 ~ 1.975
-0.4 ~ 1.975
-0.4 ~ 1.975
-0.4 ~ 1.975
-55 ~ + 100
V
V
V
V
°C
Products and Specifications discussed herein are subject to change without notice
2
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
DDR3 SDRAM
5.0 DIMM Pin Configurations (Front side/Back side)
Pin
Front
Pin
Back
Pin
Front
Pin
Back
Pin
Front
Pin
Back
1
VREFDQ
2
Vss
71
Vss
72
Vss
139
Vss
140
DQ38
3
Vss
4
DQ4
141
DQ34
142
DQ39
5
DQ0
6
DQ5
73
CKE0
74
CKE1
143
DQ35
144
Vss
7
DQ1
8
Vss
75
VDD
76
VDD
145
Vss
146
DQ44
9
Vss
10
/DQS0
77
NC
78
A15
147
DQ40
148
DQ45
11
DM0
12
DQS0
79
BA2
80
A14
149
DQ41
150
Vss
13
Vss
14
Vss
81
VDD
82
VDD
151
Vss
152
/DQS5
KEY
15
DQ2
16
DQ6
83
A12/BC
84
A11
153
DM5
154
DQS5
17
DQ3
18
DQ7
85
A9
86
A7
155
Vss
156
Vss
19
Vss
20
Vss
87
VDD
88
VDD
157
DQ42
158
DQ46
21
DQ8
22
DQ12
89
A8
90
A6
159
DQ43
160
DQ47
23
DQ9
24
DQ13
91
A5
92
A4
161
Vss
162
Vss
25
Vss
26
Vss
93
VDD
94
VDD
163
DQ48
164
DQ52
27
/DQS1
28
DM1
95
A3
96
A2
165
DQ49
166
DQ53
29
DQS1
30
/RESET
97
A1
98
A0
167
VSS
168
Vss
31
Vss
32
Vss
99
VDD
100
VDD
169
/DQS6
170
DM6
33
DQ10
34
DQ14
101
/CK0
102
CK1
171
DQS6
172
Vss
35
DQ11
36
DQ15
103
CK0
104
/CK1
173
Vss
174
DQ54
37
Vss
38
Vss
105
VDD
106
VDD
175
DQ50
176
DQ55
39
DQ16
40
DQ20
107
A10/AP
108
BA1
177
DQ51
178
Vss
41
DQ17
42
DQ21
109
BA0
110
/RAS
179
Vss
180
DQ60
43
Vss
44
Vss
111
VDD
112
VDD
181
DQ56
182
DQ61
45
/DQS2
46
DM2
113
/WE
114
/S0
183
DQ57
184
Vss
47
DQS2
48
Vss
115
/CAS
116
ODT0
185
Vss
186
/DQS7
49
Vss
50
DQ22
117
VDD
118
VDD
187
DM7
188
DQS7
51
DQ18
52
DQ23
119
A13
120
ODT1
189
Vss
190
Vss
53
DQ19
54
Vss
121
/S1
122
NC
191
DQ58
192
DQ62
55
Vss
56
DQ28
123
VDD
124
VDD
193
DQ59
194
DQ63
57
DQ24
58
DQ29
125
TEST
126
VREFCA
195
Vss
196
Vss
59
DQ25
60
Vss
127
Vss
128
Vss
197
SA0
198
NC
61
Vss
62
/DQS3
129
DQ32
130
DQ36
199
VDDSPD
200
SDA
63
DM3
64
DQS3
131
DQ33
132
DQ37
201
SA1
202
SCL
65
Vss
66
Vss
133
Vss
134
Vss
203
Vtt
204
Vtt
67
DQ26
68
DQ30
135
/DQS4
136
DM4
69
DQ27
70
DQ31
137
DQS4
138
Vss
NC = No Connect, RFU = Reserved for Future Use
http://www.supertalent.com/oem
Products and Specifications discussed herein are subject to change without notice
3
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
DDR3 SDRAM
6.0 DIMM Pin Description
Pin Name
Function
Pin Name
Function
A0 ~ A15
Address input (Multiplexed)
ODT0~ODT1
On Die Termination
A10/AP
Address Input/Auto pre-charge
CB0~CB7
ECC Data check bits Input/Output
BA0 ~ BA2
Bank Select
DQ0~DQ63
Data Input/Output
/CK0 ~ /CK2, CK0~CK2
Clock input
/DQS0~/DQS8
Data strobes, negative line
CKE0, CKE1
Clock enable input
DM(0~8),
Data Masks/Data strobes (Read)
/S0, /S1
Chip select input
DQS0~DQS8
Data Strobes
/RAS
Row address strobe
RFU
Reserved for future used
/CAS
Column address strobe
VTT
SDRAM I/O termination power supply
/WE
Write Enable
TEST
Memory bus test tool
SCL
SPD Clock Input
VDD
Core Power
SDA
SPD Data Input/Output
VDDQ
I/O Power
SA0~SA2
SPD Address
VSS
Ground
VREFDQ
SDRAM Input/Output Reference Supply
VDDSPD
Serial EEPROM Power Supply
VREFCA
Command Address Reference Supply
Par_In
Err_Out
/RESET
Parity bit for address & Control
bus
Parity error found in the Address
and Control bus
Register and PLL control pin
7.0 Address Configuration
Organization
Row Address
Column Address
Bank Address
Auto Pre-charge
256Mx8(2Gb) base
A0-A14
A0-A9
BA0-BA2
A10/AP
http://www.supertalent.com/oem
Products and Specifications discussed herein are subject to change without notice
4
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
DDR3 SDRAM
8.0 Functional Block Diagram: 4GB, 512Mx64 Module (Populated as 2 rank of x8)
http://www.supertalent.com/oem
Products and Specifications discussed herein are subject to change without notice
5
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
9.0
DDR3 SDRAM
AC & DC Operating Conditions
Recommended operating conditions (Voltage referenced to Vss=0V, TA=0 to 70°C)
Symbol
Parameter
Min
Typ
Max
Unit
VDD
VDDQ
VREFDQ(DC)
VREFCA(DC)
VTT
Supply Voltage
Supply Voltage for Output
I/O Reference Voltage (DQ)
I/O Reference Voltage (CMD/Add)
Termination Voltage
1.425
1.425
0.49*VDDQ
0.49*VDDQ
0.49*VDDQ
1.5
1.5
0.50*VDDQ
0.50*VDDQ
0.50*VDDQ
1.575
1.575
0.51*VDDQ
0.51*VDDQ
0.51*VDDQ
V
V
V
V
V
10.0Capacitance (Max.)
Symbol
Parameter/Condition
CCK
Min
-
Input capacitance, CK and CK
-
Input capacitance, CKE and CS
CI1
CI2
Input capacitance, Addr, RAS, CAS, WE
-
Input capacitance, DQ, DM, DQS, DQS
CIO
-
Max
Unit
11
pF
12
pF
12
pF
10
pF
11.1 AC Timing Parameters & Specifications
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Minimum Clock Cycle Time (DLL off mode)
tCK(DLL_OFF)
Average Clock Period
tCK(avg)
DDR3-1066
min
max
8
-
tCK(avg) min +tJIT
Units
ns
ps
(per)min
tCK(avg) max +tJIT
(per)max
ps
Clock Period
tCK(abs)
Average high pulse width
tCH(avg)
0.47
0.53
tCK(avg)
Average low pulse width
tCL(avg)
0.47
0.53
tCK(avg)
Clock Period Jitter
tJIT(per)
-90
90
ps
Clock Period Jitter during DLL locking period
tJIT(per, lck)
-90
90
ps
Cycle to Cycle Period Jitter
tJIT(cc)
180
-
ps
Cycle to Cycle Period Jitter during DLL locking period
tJIT(cc, lck)
160
-
ps
Cumulative error across 2 cycles
tERR(2per)
- 132
132
ps
Cumulative error across 3 cycles
tERR(3per)
- 157
157
ps
Cumulative error across 4 cycles
tERR(4per)
- 175
175
ps
Cumulative error across 5 cycles
tERR(5per)
- 188
-188
ps
Cumulative error across 6 cycles
tERR(6per)
- 200
200
ps
Cumulative error across 7 cycles
tERR(7per)
- 209
209
ps
Cumulative error across 8 cycles
tERR(8per)
- 217
217
ps
Cumulative error across 9 cycles
tERR(9per)
- 224
224
ps
Cumulative error across 10 cycles
tERR(10per)
- 231
231
ps
http://www.supertalent.com/oem
Products and Specifications discussed herein are subject to change without notice
6
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
DDR3 SDRAM
11.2 AC Timing Parameters & Specifications (con’t)
Parameter
Symbol
Cumulative error across 11 cycles
tERR(11per)
Cumulative error across 12 cycles
tERR(12per)
DDR3-1066
Units
min
max
- 237
237
ps
- 242
242
ps
tERR(nper)min = (1 + 0.68ln(n))*tJIT(per)min
tERR(nper)max = (1 = 0.68ln(n))*tJIT(per)max
Cumulative error across n = 13, 14 ... 49, 50 cycles
tERR(nper)
Absolute clock HIGH pulse width
tCH(abs)
0.43
-
tCK(avg)
Absolute clock Low pulse width
tCL(abs)
0.43
-
tCK(avg)
tDQSQ
-
150
ps
ps
Data Timing
DQS, /DQS to DQ skew, per group, per access
DQ output hold time from DQS, /DQS
tQH
0.38
-
tCK(avg)
DQ low-impedance time from CK, /CK
tLZ(DQ)
-600
300
ps
DQ high-impedance time from CK, /CK
tHZ(DQ)
-
300
ps
Data setup time to DQS, /DQS referenced to Vih(ac)Vil(ac) levels
tDS(base)
25
-
ps
Data hold time to DQS, /DQS referenced to Vih(ac)Vil(ac) levels
tDH(base)
100
-
ps
DQ and DM Input pulse width for each input
tDIPW
490
-
ps
DQS, /DQS READ Preamble
tRPRE
0.9
-
tCK
DQS, /DQS differential READ Postamble
tRPST
0.3
-
tCK
DQS, /DQS output high time
tQSH
0.38
-
tCK(avg)
DQS, /DQS output low time
tQSL
0.38
-
tCK(avg)
DQS, /DQS WRITE Preamble
tWPRE
0.9
-
tCK
DQS, /DQS WRITE Postamble
tWPST
0.3
-
tCK
DQS, /DQS rising edge output access time from rising CK, /CK
tDQSCK
-300
300
ps
DQS, /DQS low-impedance time (Referenced from RL-1)
tLZ(DQS)
-600
300
ps
DQS, /DQS high-impedance time (Referenced from RL+BL/2)
tHZ(DQS)
300
-
ps
DQS, DQS differential input low pulse width
tDQSL
0.45
0.55
tCK
DQS, DQS differential input high pulse width
tDQSH
0.45
0.55
tCK
DQS, DQS rising edge to CK, CK rising edge
tDQSS
-0.25
0.25
tCK(avg)
Data Strobe Timing
DQS,DQS faling edge setup time to CK, CK rising edge
tDSS
0.2
-
tCK(avg)
DQS,DQS faling edge hold time to CK, CK rising edge
tDSH
0.2
-
tCK(avg)
DLL locking time
tDLLK
512
-
nCK
internal READ Command to PRECHARGE Command delay
tRTP
Delay from start of internal write transaction to internal read command
tWTR
WRITE recovery time
tWR
Mode Register Set command cycle time
max
(4tCK,7.5ns)
max
(4tCK,7.5ns)
-
15
-
ns
tMRD
4
-
nCK
Mode Register Set command update delay
tMOD
max
(12tCK,15ns)
-
CAS# to CAS# command delay
tCCD
4
-
Auto precharge write recovery + precharge time
tDAL(min)
http://www.supertalent.com/oem
WR + roundup (tRP / tCK(AVG))
nCK
nCK
Products and Specifications discussed herein are subject to change without notice
7
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
DDR3 SDRAM
11.3 AC Timing Parameters & Specifications (con’t)
Parameter
Symbol
Multi-Purpose Register Recovery Time
tMPRR
ACTIVE to PRECHARGE command period
tRAS
DDR3-1066
min
max
Units
1
-
nCK
37.5
70,000
ns
max
(4tCK,7.5ns)
max
(4tCK,10ns)
ACTIVE to ACTIVE command period for 1KB page size
tRRD
ACTIVE to ACTIVE command period for 2KB page size
tRRD
Four activate window for 1KB page size
tFAW
37.5
-
ns
Four activate window for 2KB page size
tFAW
50
-
ns
Command and Address setup time to CK, CK referenced to Vih(ac) / Vil(ac) levels
tIS(base)
125
-
ps
Command and Address hold time from CK, CK referenced to Vih(ac) / Vil(ac)
levels
tIH(base)
200
-
ps
Command and Address setup time to CK, CK referenced to Vih(ac) / Vil(ac) levels
tIS(base)
AC150
-
-
ps
Control & Address Input pulse width for each input
tIPW
780
-
ps
Power-up and RESET calibration time
tZQinitI
512
-
tCK
Normal operation Full calibration time
tZQoper
25
-
tCK
Normal operation short calibration time
tZQCS
64
-
tCK
tXPR
max(5tCK, tRFC+ 10ns)
-
Exit Self Refresh to commands not requiring a locked DLL
tXS
max(5tCK,tRFC+ 10ns)
-
Exit Self Refresh to commands requiring a locked DLL
tXSDLL
tDLLK(min)
-
-
Calibration Timing
Reset Timing
Exit Reset from CKE HIGH to a valid command
Self Refresh Timing
Minimum CKE low width for Self refresh entry to exit timing
tCKESR
Valid Clock Requirement after Self Refresh Entry (SRE)
tCKSRE
Valid Clock Requirement before Self Refresh Exit (SRX)
tCKSRX
tCKE(min) +
1tCK
max(5tCK,
10ns)
max(5tCK,
10ns)
nCK
-
Power Down Timing
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down
with DLL frozen to commands not requiring a locked DLL
tXP
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL
tXPDLL
CKE minimum pulse width
tCKE
Command pass disable delay
tCPDED
Power Down Entry to Exit Timing
tPD
max
(3tCK,7.5ns)
-
max(10tCK, 24ns)
-
max(3tCK, 5.625ns)
-
1
-
nCK
tCKE(min)
9*tREFI
tCK
Timing of ACT command to Power Down entry
tACTPDEN
1
-
nCK
Timing of PRE command to Power Down entry
tPRPDEN
1
-
nCK
Timing of RD/RDA command to Power Down entry
tRDPDEN
RL + 4 +1
-
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BL4OTF)
tWRPDEN
WL + 4 +(tWR/tCK)
-
nCK
-
nCK
-
nCK
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BL4OTF)
tWRAPDEN
Timing of WR command to Power Down entry (BL4MRS)
tWRPDEN
http://www.supertalent.com/oem
WL + 4
+WR+1
WL + 2 +(tWR/
tCK(avg))
Products and Specifications discussed herein are subject to change without notice
8
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
DDR3 SDRAM
11.4 AC Timing Parameters & Specifications (con’t)
Parameter
Symbol
Timing of WRA command to Power Down entry (BL4MRS)
DDR3-1066
min
max
tWRAPDEN
WL +2 +WR +1
-
Timing of REF command to Power Down entry
tREFPDEN
1
-
Timing of MRS command to Power Down entry
tMRSPDEN
tMOD(min)
-
Units
nCK
ODT Timing
ODT high time without write command or with wirte commandand BC4
ODTH4
4
-
nCK
ODT high time with Write command and BL8
ODTH8
6
-
nCK
Asynchronous RTT tum-on delay (Power-Down with DLL frozen)
tAONPD
1
9
ns
Asynchronous RTT tum-off delay (Power-Down with DLL frozen)
tAOFPD
1
9
ns
ODT turn-on
tAON
-300
300
ps
RTT_NOM and RTT_WR turn-off time from ODTL off reference
tAOF
0.3
0.7
tCK(avg)
RTT dynamic change skew
tADC
0.3
0.7
tCK(avg)
tWLMRD
40
-
tCK
Write Leveling Timing
First DQS pulse rising edge after tDQSS margining mode is programmed
DQS/DQS delay after tDQS margining mode is programmed
tWLDQSEN
25
-
tCK
Setup time for tDQSS latch
tWLS
245
-
ps
Hold time of tDQSS latch
tWLH
245
-
ps
Write leveling output delay
tWLO
0
9
ns
Write leveling output error
tWLOE
0
2
ns
http://www.supertalent.com/oem
Products and Specifications discussed herein are subject to change without notice
9
© 2006 Super Talent Tech., Corporation.
204-Pin SODIMM
12.0
DDR3 SDRAM
Physical Dimensions: 256Mbx8 Based, 512MBx64, 2 Rank
Units: Millimeter
Tolerances: ± 0.13) unless otherwise specified
http://www.supertalent.com/oem
Products and Specifications discussed herein are subject to change without notice
10
© 2006 Super Talent Tech., Corporation.
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement