T1 / E1 / J1 Eight - Channel Device XRT83VL38

T1 / E1 / J1 Eight - Channel Device XRT83VL38
T1 / E1 / J1 Eight - Channel Device
XRT83VL38
Next Generation Long Haul / Short Haul Transceiver
he XRT83VL38 is a fully integrated Octal (eight channel)
Tlong-haul
and short-haul line interface unit for T1
(1.544Mbps) 100Ω, E1 (2.048Mbps) 75Ω or 120Ω, J1 110Ω
or BITS Timing applications.
In long-haul applications the XRT83VL38 accepts signals
that have been attenuated from 0 to 36dB at 772kHz in T1
mode (equivalent of 0 to 6000 feet of cable loss) or 0 to
43dB at 1024kHz in E1 mode.
In T1 applications, the XRT83VL38 can generate five
transmit pulse shapes to meet the short-haul Digital
Cross-Connect (DSX-1) template requirements as well
as for Channel Service Units (CSU) Line Build Out (LBO)
filters of 0dB, -7.5dB -15dB and -22.5dB as required by
FCC rules. It also provides programmable transmit pulse
generators for each channel that can be used for output
pulse shaping allowing performance improvement over a
wide variety of conditions (The arbitrary pulse generators
are available in both T1 and E1 modes).
The XRT83VL38 provides both a parallel/serial Host
microprocessor interface as well as a Hardware mode for
programming and control.
Both the B8ZS and HDB3 encoding and decoding functions
are selectable as well as AMI.
Ordering Information
Part Number
Package
XRT83VL38IB
Operating Temperature
Range
225 BGA
-40°C to 85°C
A pplic ations
•
•
•
•
•
•
•
•
BITS Timing
T1 Digital Cross-Connects (DSX-1)
ISDN Primary Rate Interface
CSU/DSU E1/T1/J1 Interface
T1/E1/J1 LAN/WAN Routers
Public switching Systems and PBX Interfaces
T1/E1/J1 Multiplexer and Channel Banks
Wireless Backhaul equipment
XRT 83V L 3 8 Bl o c k Di agr a m
MCLKE1
MCLKT1
CLKSEL[2:0]
MCLKOUT
MASTER CLOCK SYNTHESIZER
TAOS_n
One of Eight Channels, CHANNEL_n - (n=0 : 7)
TPOS_n/TDATA_n
TNEG_n/CODES_n
TCLK_n
QRSS
PATTERN
GENERATOR
HDB3/
B8ZS
ENCODER
DFM
TX/RX JITTER
ATTENUATOR
TIMING
CONTROL
TX FILTER
& PULSE
SHAPER
LBO[3:0]
REMOTE
LOOPBACK
QRSS
DETECTOR
RCLK_n
RNEG_n/LCV_n
RPOS_n/RDATA_n
HDB3/
B8ZS
DECODER
NETWORK
LOOP
DETECTOR
NLCD ENABLE
DIGITAL
LOOPBACK
JA
SELECT
QRSS ENABLE
DMO_n
TTIP_n
LINE
DRIVER
TRING_n
LOCAL
ANALOG
LOOPBACK
TXON_n
LOOPBACK
ENABLE
TIMING &
DATA
RECOVERY
TX/RX JITTER
ATTENUATOR
LOS
DETECTOR
AIS
DETECTOR
RLOS_n
HW/HOST
GAUGE
JASEL1
JASEL0
RXTSEL
TXTSEL
TERSEL1
TERSEL0
RXRES1
RXRES0
DRIVE
MONITOR
PEAK
DETECTOR
& SLICER
RTIP_n
RRING_n
RX
EQUALIZER
LOOP1_n
LOOP0_n
EQUALIZER
CONTROL
TEST
HARWARE CONTROL
Exar Corporation • 48720 Kato Road • Fremont, CA 94538 • U.S.A. • +1.510.668.7000 • fax +1.510.668.7001 • www.exar.com
ICT
RESET
TRATIO
SR/DR
EQC[4:0]
TCLKE
RCLKE
RXMUTE
ATAOS
FLY0609/XRT83VL38
©2009 Exar Corporation
T1 / E1 / J1 Eight - Channel Device
XRT83VL38
Features
Block
Diagram
•
Supports Section 13 - Synchronization Interface in ITU
G.703 for both Transmit and Receive Paths
•
On-chip frequency multiplier generates T1 or E1 Master
clocks
•
Fully integrated eight channel long-haul or short-haul
transceivers for E1,T1 or J1 applications
•
High receiver interference immunity
•
On-chip transmit short-circuit protect ion and limiting, and
driver fail monitor output (DMO)
•
Receive loss of signal (RLOS) output
•
On-chip HDB3/B8ZS/AMI encoder/decoder functions
•
QRSS pattern generator and detection for testing and
monitoring
•
Error and Bipolar Violation Insertion and Detection
•
Receiver Line Attenuation Indication Output in 1dB steps
•
Network Loop-Code Detection for automatic Loop-Back
Activation/Deactivation
•
Receive monitor mode handles 0 to 29dB resistive
attenuation along with 0 to 6dB of cable attenuation for E1
and 0 to 3dB of cable attenuation for T1 modes
Transmit All Ones (TAOS) and In-Band Network Loop Up
and Down code generators
•
Supports Local Analog, Remote, Digital and Dual LoopBack Modes
•
Supports 75Ω and 120Ω (E1), 100Ω (T1) and 110Ω (J1)
applications
•
•
Internal and/or external impedance matching for 75Ω,
100Ω110Ω and 120Ω
Meets or exceeds T1 and E1 short-haul and long-haul
network access specifications in ITU G.703, G.775, G.736
and G.823; TR-TSY-000499; ANSI T1.403 and T1.408;
ETSI 300-166 and AT&T Pub 62411
•
Tri-State transmit output and receive input capability for
redundancy applications
•
Supports both Hardware and Host (parallel or serial)
Microprocessor interface for programming
•
Provides High Impedance for Tx and Rx during power off
•
Programmable Interrupt
•
Transmit return loss meets or exceeds ETSI 300-166
standard
•
Low power dissipation
•
Logic inputs accept either 3.3V or 5V levels
•
Dual 3.3V and 1.8V Supply Operation
•
225 BGA package
•
Adaptive Receive Equalizer for up to 36dB cable
attenuation
•
Programable Transmit Pulse Shaper for E1,T1 or J1
short-haul interfaces
•
Five fixed transmit pulse settings for T1 short-haul
applications plus a fully programmable waveform generator
for transmit output pulse shaping available for both T1 and
E1 modes
•
•
Transmit Line Build-Outs (LBO) for T1 long-haul application
from 0dB to -22.5dB in three 7.5dB steps
Selectable receiver sensitivity from 0 to 36dB cable loss for
T1 @772kHz and 0 to 43dB for E1 @1024kHz
Fully integrated eight channel long-haul or short-haul transceivers for E1,T1 or J1 applications
•
•
On-chip digital clock recovery circuit for high input jitter
tolerance
•
Crystal-less digital jitter attenuator with 32-bit or 64-bit
FIFO selectable in transmit or receive paths
Exar Corporation • 48720 Kato Road • Fremont, CA 94538 • U.S.A. • +1.510.668.7000 • fax +1.510.668.7001 • www.exar.com
FLY0609/XRT83VL38
©2009 Exar Corporation
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising