3-Walts Mono Filter-free Audio Power Amplifier
Preliminary
Datasheet
LPA8003
3-Walts Mono Filter-free Audio Power Amplifier
General Description
The LPA8003 is an audio power amplifier designed for portable
communication device applications such as mobile phone applications.
The LPA8003 is capable of delivering 3W of continuous average power
to an 8 BTL and with less than 10% distortion (THD+N) from a 5.0V
power supply.The LPA8003 provides high quality audio while requiring
few external components and minimal power consumption. It features a
low-power shutdown mode, which is achieved by driving the
SHUTDOWN pin with logic low.
The LPA8003 contains circuitry to prevent from ”pop and click” noise
that would otherwise occur during turn-on and turn-off transitions. For
maximum flexibility, the LPA8003 provides an externally controlled gain
(with resistors), as well as an externally controlled turn-on and turn-off
times (with the bypass capacitor).
Features







2.5-5.5V operation
65dB PSRR at 217Hz, VDD=5V
0.1µA ultra low current shutdown mode
Improved pop & click circuitry
Unique Modulation Scheme Reduces EMI Emissions
0.1-µA Shutdown Current
No output coupling capacitors, snubber networks or
bootstrap capacitors required
External gain configuration capability
Shutdown Pin has 1.8V Compatible Thresholds
BTL output can drive capacitive loads
RoHS compliant and 100% lead(Pb)-free




.
Applications


PMP,PSP, Game, Data-Bank
Cellular and Smart mobile phone
The LPA8003 is available in a ESOP8 package.
Marking Information
Order Information
LPA8003 - □ □ □
Part
LPA8003SOF
Package
SOP8
LPA8003SPF
ESOP8
F: Pb-Free
Package Type
SP: ESOP8
SO:SOP8
Marking
LPS
LPA8003
YWXXX
LPS
LPA8003P
YWXXX
MPQ
100/T
100/T
Typical Application Circuit
LPA8003–00 Version 1.0 Datasheet
Sep.-2013
www.lowpowersemi.com
Page 1 of 7
Preliminary Datasheet
LPA8003
Functional Pin Description
P a c k a g e Ty p e
Pin Configurations
SOP8/ESOP8
Pi n Desc ript ion
Pin No.
Pin Name
1
SHDN
2
3
BYPASS
4
5
6
7
8
-IN
VO1
VDD
GND
VO2
+IN
I/O
DESCRIPTION
I The device enters in shutdown mode when a High level Voltage is applied on this pin
I Bypass capacitor pin which provides the common mode voltage
I
Positive input of the first amplifier, receives the common mode voltage
I Negative input of the first amplifier, receives the audio input signal. Connected to the
O Negative output of the LPA8003. Connected to the load and to the feedback resistor Rf
I Analog VDD input supply.
Ground connection for circuitry.
O Positive output of the LPA8003.
Absolute Maximum Ratings









Input Voltage to GND (VINA, VINB) ---------------------------------------------------------------------------- 6V
Adapter Voltage to GND (VADP) ---------------------------------------------------------------------- 0.3V to 6V
Supply Voltage, V
-------------------------------------------------------------------------------------0.3 V to 6V
Voltage at Any Input Pin -------------------------------------------------------------------------0.3 V to V +0.3
Junction Temperature, TJMAX --------------------------------------------------------------------------------------- 150°C
Storage Temperature Rang, T ---------------------------------------------------------------------65°C to 150°C
ESD Susceptibility -------------------------------------------------------------------------------------------2 kV
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds ----------------------------------------260°C
Thermal Resistance θ (WCSP) ----------------------------------------------------------------------------- 57°C/W
DD
LPA8003–00 Version 1.0 Datasheet
DD
stg
JA
Sep.-2013
www.lowpowersemi.com
Page 2 of 7
Preliminary Datasheet
LPA8003
Electrical Characteristics
Symbol
Parameter
Conditions
Min.
VOS
Output offset voltage
(measured differentially)
Vi=0V,Av=2V/V,VDD=2.5V to 5.5V
PSRR
Power supply rejection ration
VDD=2.5V to 5.5V
IQ
Quiescent current
LPA8003
Typ.
Max.
5
-70
VDD=5.5V, no load
5
VDD=3.6V, no load
4
VDD=2.5V, no load
3
25
mV
-55
dB
Shutdown Current
VSHDN=0.35V, VDD=2.5V to 5.5V
PO
Output Power
VDD=5V,THD=1%,F=1KHz,RL=4Ω
2.4
W
VDD=5V,THD=1%,F=1KHz,RL=8Ω
1.8
W
VDD=5V,THD=10%,F=1KHz,RL=4Ω
3.0
W
VDD=5V,THD=10%,F=1KHz,RL=8Ω
2.1
W
P-Channel Current Limit
RDS(ON)
Static drain-source
on-state resistance
1.2
400
VDD=3.6V, no load
500
VDD=2.5V, no load
700
THD+N
f=1KHz
f=1KHz
0.130
VDD=2.5V,,Po=0.2W,RL=8
f=1KHz
0.163
VDD=3.6V,Inputs
ac-grounded
with Ci=2uF
F=217Hz,Vripple)=
200mVpp
CMRR
Common mode rejection ratio
VDD=3.6V,
Vic=1Vpp
F=217Hz
Zt
Start-up time from shutdown
VDD=3.6V
kSVR
LPA8003–00 Version 1.0 Datasheet
Sep.-2013
www.lowpowersemi.com
m
0.123
VDD=3.6V,,Po=0.5W,RL=8
Supply ripple rejection ratio
µA
A
VDD=5.5V, no load
VDD=5V,,Po=1W,RL=8
Total harmonic distortion
plus noise
2.0
mA
ISHDN
ILIM
0.1
Unit
-68
%
dB
-58
dB
45
mS
Page 3 of 7
Preliminary Datasheet
LPA8003
Typical Operating Characteristics
LPA8003–00 Version 1.0 Datasheet
Sep.-2013
www.lowpowersemi.com
Page 4 of 7
Preliminary Datasheet
LPA8003
Layout Considerations
As output power increases, interconnect resistance (PCB traces and wires) between the amplifier, load and power supply
create a voltage drop. The voltage loss on the traces between the LPA8003 and the load results is lower output power and
decreased efficiency. Higher trace resistance between the supply and the LPA8003 has the same effect as a poorly regulated
supply, increase ripple on the supply line also reducing the peak output power. The effects of residual trace resistance
increases as output current increases due to higher output power, decreased load impedance or both. To maintain the
highest output voltage swing and corresponding peak output power, the PCB traces that connect the output pins to the
load and the supply pins to the power supply should be as wide as possible to minimize trace resistance.
The use of power and ground planes will give the best THD+N performance. While reducing trace resistance, the use of
power planes also creates parasite capacitors that help to filter the power supply line.
The inductive nature of the transducer load can also result in overshoot on one or both edges, clamped by the parasitic
diodes to GND and VDD in each case. From an EMI stand- point, this is an aggressive waveform that can radiate or
conduct to other components in the system and cause interference. It is essential to keep the power and output traces short
and well shielded if possible. Use of ground planes, beads, and micro-strip layout techniques are all useful in preventing
unwanted interference.
As the distance from the LPA8003 and the speaker increase, the amount of EMI radiation will increase since the output
wires or traces acting as antenna become more efficient with length. What is acceptable EMI is highly application specific.
Ferrite chip inductors placed close to the LPA8003 may be needed to reduce EMI radiation. The value of the ferrite
chip is very application specific.
Ferrite chip inductors placed close to the LPA8003 may be needed to reduce EMI radiation. The value of the ferrite
chip is very application specific.
LPA8003–00 Version 1.0 Datasheet
Sep.-2013
www.lowpowersemi.com
Page 5 of 7
Preliminary Datasheet
LPA8003
Packaging Information
SOP8 (Top View)
<SOP-8> Side View 1
Symbol
A
A1
A2
b
c
D
e
E
E1
L

Dimensions In Millimeters
Min.
Max.
1.350
1.750
0.100
0.250
1.350
1.550
0.330
0.510
0.170
0.250
4.700
5.100
1.270(BSC)
3.800
4.000
5.800
6.200
0.400
1.270
0°
8°
LPA8003–00 Version 1.0 Datasheet
Sep.-2013
<SOP-8> Side View 2
Dimensions In Inches
Min.
Max.
0.053
0.069
0.004
0.010
0.053
0.061
0.013
0.020
0.006
0.010
0.185
0.200
0.050(BSC)
0.150
0.157
0.228
0.244
0.016
0.050
0°
8°
www.lowpowersemi.com
Page 6 of 7
LPA8003–00 Version 1.0 Datasheet
Sep.-2013
Preliminary Datasheet
LPA8003
www.lowpowersemi.com
Page 7 of 7
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising