LTC6261/LTC6262/LTC6263 – 30MHz, 240µA

LTC6261/LTC6262/LTC6263 – 30MHz, 240µA
FEATURES
LTC6261/LTC6262/LTC6263
30MHz, 240µA Power
Efficient Rail-to-Rail I/O
Op Amps
DESCRIPTION
n
n
n
n
n
n
n
n
n
n
n
The LTC®6261/LTC6262/LTC6263 are single/dual/quad operational amplifiers with low noise, low power, low supply
voltage, and rail-to-rail inputs and outputs. They are unity
gain stable with capacitive loads up to 1nF. They feature
30MHz gain-bandwidth product, 7V/µs slew rate while
consuming only 240µA of supply current per amplifier
operating on supply voltages ranging from 1.8V to 5.25V.
The combination of low supply current, low supply voltage,
high gain bandwidth product and low noise makes the
LTC6261 family unique among rail-to-rail input/output op
amps with similar supply current. These operational amplifiers are ideal for low power and low noise applications.
APPLICATIONS
For applications that require power-down, the LTC6261
in 2mm × 2mm DFN and LTC6262 in MSOP-10 packages
offer shutdown which reduces the current consumption
to 9µA maximum.
Gain Bandwidth Product: 30MHz
Low Quiescent Current: 240µA
Op Amp Drives up to 1nF Capacitive Loads
Offset Voltage: 400µV Maximum
Rail-to-Rail Input and Output
Supply Voltage Range: 1.8V to 5.25V
Input Bias Current: 200nA Maximum
CMRR/PSRR: 100dB/95dB
Shutdown Current: 9µA Maximum
Operating Temperature Range: –40°C to 125°C
Single in 2mm × 2mm DFN Packages
Dual in 8-Lead MS8, MS10, TS0T-23, 2mm × 2mm
DFN Packages
n Quad in MS16 Package
n
n
n
n
n
The LTC6261 family can be used as plug-in replacements
for many commercially available op amps to reduce power
and improve input/output range and performance.
Micropower Active Filters
Portable Instrumentation
Battery or Solar Powered Systems
Automotive Electronics
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and
Over-The-Top and C-Load are trademarks of Linear Technology Corporation. All other
trademarks are the property of their respective owners.
TYPICAL APPLICATION
Low Power, Low Distortion ADC Driver
LTC6261 Driving LTC2362 ADC
0
CF1
10pF
VIN = –1dBFS, 5kHz
fS = 250kSps
SNR = 72dB
THD = –83.6dB
SFDR = 86dB
–10
–20
RF2
2.74k
3.3V
–
LTC6261
IN
3.3V
+
U1
RFILT
100Ω
VDD
OUT
CFILT
10nF
AIN
VREF
LTC2362
GND
CS
SDO
SCK
OVDD
626123 TA01a
MAGNITUDE (dB)
–30
RF1
1.74k
–40
–50
–60
–70
–80
–90
–100
–110
–120
0
10
20
30
40
FREQUENCY (kHz)
50
60
626123 TA01b
626123f
For more information www.linear.com/LTC6261
1
LTC6261/LTC6262/LTC6263
ABSOLUTE MAXIMUM RATINGS
(Note 1)
Supply Voltage: V+ – V–............................................5.5V
Input Voltage .................................... V– – 0.2 to V+ + 0.2
Input Current: +IN, –IN, SHDN (Note 2)................ ±10mA
Output Current: OUT............................................ ±20mA
Output Short-Circuit Duration (Note 3)............. Indefinite
Operating Temperature Range (Note 4)
LTC6261I/LTC6262I/LTC6263I..............–40°C to 85°C
LTC6261H/LTC6262H/LTC6263H....... –40°C to 125°C
Specified Temperature Range (Note 5)
LTC6261I/LTC6262I/LTC6263I..............–40°C to 85°C
LTC6261H/LTC6262H/LTC6263H....... –40°C to 125°C
Maximum Junction Temperature........................... 150°C
Storage Temperature Range................... –65°C to 150°C
Lead Temperature (Soldering, 10 sec)
TS8, MS8, MS only................................................ 300°C
PIN CONFIGURATION
TOP VIEW
7
V–
+IN 2
V– 3
8 V+
OUTA 1
6 OUT
–INA 2
5 –IN
4 SHDN
TJMAX = 150°C, qJA = 80°C/W (NOTE 6)
EXPOSED PAD (PIN 7) IS V–, MUST BE SOLDERED TO PCB
5 +INB
DC PACKAGE
8-LEAD (2mm × 2mm × 0.8mm) PLASTIC DFN
TJMAX = 150°C, qJA = 80°C/W (NOTE 6)
EXPOSED PAD (PIN 9) IS V–, MUST BE SOLDERED TO PCB
TOP VIEW
1
2
3
4
8
7
6
5
–
+
6 –INB
V– 4
DC PACKAGE
6-LEAD (2mm × 2mm × 0.8mm) PLASTIC DFN
+
–
OUTA
–INA
+INA
V–
7 OUTB
9
V–
+INA 3
TOP VIEW
V+
OUTB
–INB
+INB
OUTA
–INA
+INA
V–
1
2
3
4
–
+
8
7
6
5
+
–
V+ 1
TOP VIEW
V+
OUTB
–INB
+INB
MS8 PACKAGE
8-LEAD PLASTIC MSOP
TJMAX = 150°C, qJA = 163°C/W (NOTE 6)
TS8 PACKAGE
8-LEAD PLASTIC TSOT-23
TJMAX = 150°C, qJA = 195°C/W (NOTE 6)
TOP VIEW
1
2
3
4
5
–
+
+
–
OUTA
–INA
+INA
V–
SHDNA
10
9
8
7
6
OUTA
–INA
+INA
V+
+INB
–INB
OUTB
NC
V+
OUTB
–INB
+INB
SHDNB
MS PACKAGE
10-LEAD PLASTIC MSOP
TJMAX = 150°C, qJA = 160°C/W (NOTE 6)
2
1
2
3
4
5
6
7
8
–
+
+
–
+
–
TOP VIEW
+
–
16
15
14
13
12
11
10
9
OUTD
–IND
+IND
V–
+INC
–INC
OUTC
NC
MS PACKAGE
16-LEAD PLASTIC MSOP
TJMAX = 150°C, qJA = 125°C/W (NOTE 6)
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
ORDER INFORMATION
http://www.linear.com/product/LTC6261#orderinfo
TAPE AND REEL (MINI)
TAPE AND REEL
PART MARKING* PACKAGE DESCRIPTION
SPECIFIED TEMPERATURE RANGE
LTC6261IDC#TRMPBF
LTC6261IDC#TRPBF
LGZT
6-Lead (2mm × 2mm × 0.8mm) Plastic DFN –40°C to 85°C
LTC6261HDC#TRMPBF
LTC6261HDC#TRPBF
LGZT
6-Lead (2mm × 2mm × 0.8mm) Plastic DFN –40°C to 125°C
LTC6262ITS8#TRMPBF
LTC6262ITS8#TRPBF
LTGWK
8-Lead Plastic TSOT-23
–40°C to 85°C
LTC6262HTS8#TRMPBF
LTC6262HTS8#TRPBF
LTGWK
8-Lead Plastic TSOT-23
–40°C to 125°C
LTC6262IDC#TRMPBF
LTC6262IDC#TRPBF
LGWG
8-Lead (2mm × 2mm × 0.8mm) Plastic DFN –40°C to 85°C
LTC6262HDC#TRMPBF
LTC6262HDC#TRPBF
LGWG
8-Lead (2mm × 2mm × 0.8mm) Plastic DFN –40°C to 125°C
LTC6262IMS8#PBF
LTC6262IMS8#TRPBF
LTGWJ
8-Lead Plastic MSOP
–40°C to 85°C
LTC6262HMS8#PBF
LTC6262HMS8#TRPBF LTGWJ
8-Lead Plastic MSOP
–40°C to 125°C
LTC6262IMS#PBF
LTC6262IMS#TRPBF
LTGWM
10-Lead Plastic MSOP
–40°C to 85°C
LTC6262HMS#PBF
LTC6262HMS#TRPBF
LTGWM
10-Lead Plastic MSOP
–40°C to 125°C
LTC6263IMS#PBF
LTC6263IMS#TRPBF
6263
16-Lead Plastic MSOP
–40°C to 85°C
LTC6263HMS#PBF
LTC6263HMS#TRPBF 6263
16-Lead Plastic MSOP
–40°C to 125°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Parts ending with PBF are RoHS and WEEE compliant.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/.
5V
ELECTRICAL CHARACTERISTICS l denotes the specifications which apply over the full operating
The
temperature range, otherwise specifications are at TA = 25°C. VSUPPLY = 5V, VCM = VOUT = VSUPPLY/2, CL = 10pF, VSHDN is unconnected.
SYMBOL PARAMETER
VOS
Input Offset Voltage
CONDITIONS
VCM = V– + 0.3V (PNP Region)
VCM = V+ – 0.3V (NPN Region)
VOS TC
Input Offset Voltage Drift
VCM = V– + 0.3V, V+ – 0.3V
IB
Input Bias Current (Note 7)
VCM = V– + 0.3V
TYP
MAX
UNITS
–400
l –1000
MIN
50
400
1000
µV
µV
–400
50
400
1000
µV
µV
–60
l
–100
–150
50
150
nA
nA
–50
–150
10
l
50
150
nA
nA
–50
–100
2
l
50
100
nA
nA
–50
–100
2
l
50
100
nA
nA
l –1000
VCM = V+ – 0.3V
IOS
Input Offset Current
VCM = V– + 0.3V
VCM = V+ – 0.3V
en
Input Voltage Noise Density
f = 1kHz
Input Noise Voltage
f = 0.1Hz to 10Hz
0.4
l
13
1.25
µV/°C
nV/√Hz
µVP-P
626123f
For more information www.linear.com/LTC6261
3
LTC6261/LTC6262/LTC6263
5V ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. VSUPPLY = 5V, VCM = VOUT = VSUPPLY/2, CL = 10pF, VSHDN is unconnected.
SYMBOL PARAMETER
CONDITIONS
in
Input Current Noise Density
RIN
Input Resistance
CIN
Input Capacitance
CMRR
Common Mode Rejection Ratio
f = 1kHz, VCM = 0V to 4V (PNP Input)
f = 1kHz, VCM = 4V to 5V (NPN Input)
Differential
Common Mode
Differential
Common Mode
VCM = 0.3V to 3.5V
VCM = –0.1V to 5.1V
IVR
PSRR
AV
Input Voltage Range
Power Supply Rejection Ratio
Supply Voltage Range
Large Signal Gain
VOH
Output Swing Low (Input Overdrive 30mV).
Measured from V–
Output Swing High (Input Overdrive 30mV).
Measured from V+
ISC
Output Short-Circuit Current
IS
Supply Current per Amplifier
l
l
l
VCM = 0.4V, VS Ranges from 1.8V to 5V
l
l
VOUT = 0.5V to 4.5V, RLOAD = 10k
VOUT = 0.5V to 4.5V, RLOAD = 1k
VOL
MIN
No Load
ISINK = 100µA
ISINK = 1mA
No Load
ISOURCE = 100µA
ISOURCE = 1mA
l
l
68
70
–0.1
80
74
1.8
100
15
30
10
l
l
l
l
l
l
l
l
30
20
215
160
TYP
5.1
95
5.25
200
100
35
50
100
60
70
95
40
120
120
170
130
140
150
245
265
285
7
9
700
130
0.6
5
Supply Current in Shutdown
l
ISHDN
Shutdown Pin Current
VIL
VIH
tON
tOFF
GBW
SHDN Input Low Voltage
SHDN Input High Voltage
Turn-On Time
Turn-Off Time
Gain-Bandwidth Product
VSHDN = 0.6V
VSHDN = 1.5V
Disable
Enable
SHDN Toggle from 0V to 5V
SHDN Toggle from 5V to 0V
f = 200kHz
l
l
Settling Time, 0.5V to 4.5V, Unity Gain
SR
Slew Rate
FPBW
THD+N
Full Power Bandwidth (Note 8)
Total Harmonic Distortion and Noise
ILEAK
Output Leakage Current in Shutdown
4
0.1%
0.01%
AV = –1, VOUT = 0.5V to 4.5V, CLOAD = 10pF,
RF = RG = 10kΩ
4VP-P
f = 1kHz, AV = 2, RL = 4kΩ, VOUTP-P = 1V
VIN = 2.25V to 2.75V
VSHDN = 0V, VOUT = 0V
VSHDN = 0V, VOUT = 5V
150
2
l
l
l
tS
40
–10
l
MAX
600
600
1
10
0.4
0.3
100
95
1.5
20
15
4.5
3.5
15
6
30
0.4
0.5
7
16
560
0.0012
98
l
l
–100
–100
100
100
UNITS
fA/√Hz
fA/√Hz
MΩ
MΩ
pF
pF
dB
dB
V
dB
dB
V
V/mV
V/mV
V/mV
V/mV
mV
mV
mV
mV
mV
mV
mA
mA
µA
µA
µA
µA
nA
nA
V
V
µs
µs
MHz
MHz
µs
µs
V/µs
V/µs
kHz
%
dB
nA
nA
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
1.8V ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the full
operating temperature range, otherwise specifications are at TA = 25°C. VSUPPLY = 1.8V, VCM = VOUT = 0.4V, CL = 10pF, VSHDN is
unconnected.
SYMBOL PARAMETER
VOS
Input Offset Voltage
CONDITIONS
VCM
= V– + 0.3V
VCM = V+ – 0.3V
VOS TC
IB
Input Offset Voltage Drift
Input Bias Current (Note 7)
VCM = V– + 0.3V, V+ – 0.3V
VCM
Input Offset Current
MAX
UNITS
–400
100
400
1000
µV
µV
–400
100
400
1000
µV
µV
l –1000
0.4
l
= V– + 0.3V
µV/°C
–100
–150
–10
l
–100
150
nA
nA
–50
–150
10
l
50
150
nA
nA
VCM = V– + 0.3V
l
–150
150
nA
= V+ – 0.3V
l
–150
VCM
en
TYP
l –1000
VCM = V+ – 0.3V
IOS
MIN
Input Voltage Noise Density
f = 1kHz, VCM = 0.4V
150
13
nA
nV/√Hz
Input Noise Voltage
f = 0.1Hz to 10Hz
1.25
µVP-P
in
Input Current Noise Density
f = 1kHz, VCM = 0V to 0.8V (PNP Input)
f = 1kHz, VCM = 1V to 1.8V (NPN Input)
600
600
fA/√Hz
fA/√Hz
RIN
Input Resistance
Differential
Common Mode
1
10
MΩ
MΩ
CIN
Input Capacitance
Differential
Common Mode
0.4
0.3
pF
pF
CMRR
Common Mode Rejection Ratio
VCM = 0.2V to 1.6V
90
dB
dB
IVR
Input Voltage Range
PSRR
Power Supply Rejection Ratio
AV
Large Signal Gain
l
70
62
l
–0.1
95
l
80
74
dB
dB
32
10
100
l
V/mV
V/mV
15
4
35
l
V/mV
V/mV
VCM = 0.4V, VS Ranges from 1.8V to 5V
VOUT = 0.5V to 1.3V, RLOAD = 10k
VOUT = 0.5V to 1.3V, RLOAD = 1k
VOL
Output Swing Low (Input Overdrive 30mV),
Measured from V–
No Load
1.9
35
50
100
mV
mV
47
65
100
mV
mV
100
150
180
mV
mV
l
ISINK = 100µA
l
ISINK = 1mA
l
V
626123f
For more information www.linear.com/LTC6261
5
LTC6261/LTC6262/LTC6263
1.8V ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the full
operating temperature range, otherwise specifications are at TA = 25°C. VSUPPLY = 1.8V, VCM = VOUT = 0.4V, CL = 10pF, VSHDN is
unconnected.
SYMBOL PARAMETER
VOH
Output Swing High (Input Overdrive 30mV),
Measured from V+
CONDITIONS
MIN
No Load
TYP
MAX
UNITS
45
75
100
mV
mV
50
75
100
mV
mV
80
150
170
mV
mV
l
ISOURCE = 100µA
l
ISOURCE = 1mA
l
ISC
IS
Output Short-Circuit Current
10
4
20
l
215
150
240
l
275
300
µA
µA
1.5
2.5
4
µA
µA
80
0
200
10
nA
nA
0.6
V
Supply Current per Amplifier
Supply Current in Shutdown
l
ISHDN
Shutdown Pin Current
VSHDN = 0.5V
VSHDN = 1.3V
l
l
VIL
SHDN Input Low Voltage
Disable
l
VIH
SHDN Input High Voltage
Enable
l
10
–10
1.3
mA
mA
V
tON
Turn-On Time
SHDN Toggle From 0V to 1.8V
20
µs
tOFF
Turn-Off Time
SHDN Toggle From 1.8V to 0V
12
µs
GBW
Gain-Bandwidth Product
f = 200kHz
28
MHz
MHz
l
20
15
TS
Settling Time, 0.3V to 1.5V, Unity Gain
0.1%
0.01%
0.2
0.3
µs
µs
SR
Slew Rate
AV = –1, VOUT = 0.3V to 1.5V, CLOAD = 10pF
RF = RG = 10kΩ
6.5
V/µs
FPBW
Full Power Bandwidth (Note 8)
1.2VP-P
1725
kHz
THD+N
Total Harmonic Distortion and Noise
f = 1kHz, AV = 2, RL = 4kΩ, VOUTP-P = 1V
VIN = 0.65V to 1.15V
0.025
76
%
dB
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The inputs are protected by back-to-back diodes as well as ESD
protection diodes to each power supply. If the differential input voltage
exceeds 3.6V or the input extends more than 500mV beyond the power
supply, the input current should be limited to less than 10mA.
Note 3: A heat sink may be required to keep the junction temperature
below the absolute maximum rating when the output is shorted
indefinitely.
Note 4: LTC6261I/LTC6262I/LTC6263I are guaranteed functional over
the temperature range of –40°C to 125°C. The LTC6261H/LTC6262H/
LTC6263H are guaranteed functional over the temperature range of
–40°C to 125°C.
6
Note 5: The LTC6261I/LTC6262I/LTC6263I are guaranteed to meet
specified performance from –40°C to 85°C. The LTC6261H/LTC6262H/
LTC6263H are guaranteed to meet specified performance from –40°C to
125°C.
Note 6: Thermal resistance varies with the amount of PC board metal
connected to the package. The specified values are for short traces
connected to the leads.
Note 7: The input bias current is the average of the currents through the
positive and negative input pins.
Note 8: Full power bandwidth is calculated from the slew rate FPBW =
SR/π • VP-P.
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
TYPICAL PERFORMANCE CHARACTERISTICS
Input VOS Histogram
50
Input VOS Histogram
50
VS = ±2.5V
VCM = 0V
VS = ±2.5V
VCM = 2.2V
60
20
10
40
30
VOS (µV)
30
VS = ±2.5V
VCM = 0V
80
40
NUMBER OF PARTS
NUMBER OF PARTS
40
VOS vs Temperature
100
20
20
0
–20
–40
–60
10
–80
150
250
0
–350 –250 –150 –50 50
VOS (µV)
350
626123 G01
VOS TC (–40°C to 125°C)
15
100
80
9
VOS (µV)
NUMBER OF UNITS
12
6
3
0
–0.5
–0.3
–0.1
0.1
0.3
DISTRIBUTION (µV/°C)
500
400
300
200
20
100
0
–20
–60
–300
–80
–400
3.0
3.6
4.2
SUPPLY VOLTAGE (V)
5.4
–500
–0.5
0
–0.2
–0.4
–0.6
–0.8
1.5
800
VS = 5V
2.5
3.5
VCM (V)
4.5
5.5
626123 G06
Input Bias Current vs Common
Mode Voltage
2
+IN
–IN
600
400
200
0
–200
–400
–600
VS = 1.8V
+IN
–IN
1
INPUT BIAS CURRENT (µA)
0.2
0.5
626123 G05
INPUT BIAS CURRENT (nA)
VOS (mV)
4.8
Input Bias Current vs Common
Mode Voltage
0.4
–1
0
–200
2.4
Vs = 5V
–100
–40
–100
1.8
0.5
25°C
–40°C
125°C
0.6
VOS vs Common Mode
Voltage
40
1000
VS = ±2.5V
VCM = 0V
626123 G03
626123 G02
60
VOS vs IOUT
0.8
350
Vcm = 0.4V
626123 G04
1.0
250
VOS vs Supply Voltage (25°C)
VS = ±2.5V
VCM=0V
HGRADE
IND
150
–100
–40 –25 –10 5 20 35 50 65 80 95 110 125
TEMPERATURE (°C)
VOS (µV)
0
–350 –250 –150 –50 50
VOS (µV)
0
–1
–2
–3
–800
5
4
3
2
1 0 –1 –2 –3 –4 –5
IOUT (mA)
626123 G07
–1000
–0.5
0.5
1.5
2.5
3.5
VCM (V)
4.5
5.5
626123 G08
–4
0
0.3
0.6
0.9
1.2
VCM (V)
1.5
1.8
626123 G09
626123f
For more information www.linear.com/LTC6261
7
LTC6261/LTC6262/LTC6263
TYPICAL PERFORMANCE CHARACTERISTICS
Input Bias Current
vs Supply Voltage
– IBIAS (nA)
20
10
+ IBIAS (nA)
0
–10
–20
–30
20
10
0
–10
–20
VCM = 2V; IB+
VCM = 2V; IB–
VCM = 2V; IB+
VCM = 2V; IB–
–30
–40
–40
–50
1.8
2.3
2.8 3.3 3.8 4.3
SUPPLY VOLTAGE (V)
4.8
SATURATION VOLTAGE FROM TOP RAIL (mV)
VCM = 0.4V
SUPPLY CURRENT (µA)
270
240
210
180
VS = 5V
VS = 1.8V
100
130
0
–50
–100
–150
–200
–250
70
60
50
40
30
20
10
0
1.8
2.4
3.0
3.6
4.2
SUPPLY VOLTAGE (V)
4.8
5.4
6261 G16
8
2
3
SUPPLY VOLTAGE (V)
4
5
0
1
2
3
LOAD CURRENT (mA)
4
5
250
200
150
VS = 1.8V/25°C
VS = 1.8V/125°C
VS = 1.8V/85°C
VS = 1.8V/–40°C
VS = 5V/25°C
VS = 5V/125°C
VS = 5V/85°C
VS = 5V/–40°C
100
50
0
0
0.5
1
1.5 2 2.5 3 3.5
LOAD CURRENT (mA)
4
40
5
0.1Hz to 10Hz Output
Voltage Noise
5
VS = ±2.5V
4 VCM = 0V
AV = 1
3
TA = 125°C
TA = 25°C
TA = –40°C
VCM = 0.4V
4.5
6261 G15
NOISE VOLTAGE (µV)
80
50
TA = 25°C
TA = 125°C
TA = –40°C
1
6261 G12
Output Short-Circuit Current
vs Supply Voltage (Sinking)
MAXIMUM SINKING CURRENT (mA)
MAXIMUM SOURCING CURRENT (mA)
VCM = 0.4V
0
6261 G14
Output Short-Circuit Current
vs Supply Voltage (Sourcing)
90
TA = –40°C
TA = –25°C
TA = –125°C
Output Saturation Voltage
vs Load Current (Output Low)
VS = 1.8V/25°C
VS = 1.8V/125°C
VS = 1.8V/85°C
VS = 1.8V/–40°C
VS = 5V/25°C
VS = 5V/125°C
VS = 5V/85°C
VS = 5V/–40°C
6261 G13
100
0
Output Saturation Voltage
vs Load Current (Output High)
300
10
40
70
TEMPERATURE (°C)
100
6262 G11
Supply Current vs Temperature
–20
150
50
6261 G10
150
–50
200
–50
–40 –25 –10 5 20 35 50 65 80 95 110 125
TEMPERATURE (°C)
5.3
VS = 5V
VCM = 0.4V
250
30
SUPPLY CURRENT (µA)
30
300
VS = ±2.5V
40
INPUT BIAS CURRENT (nA)
INPUT BIAS CURRENT (nA)
50
VCM = 0.4V
SATURATION VOLTAGE FROM BOTTOM RAIL (mV)
50
40
Supply Current vs Supply Voltage
per Channel
Input Bias Current vs Temperature
30
20
10
2
1
0
–1
–2
–3
–4
0
1.8
2.4
3.0
3.6
4.2
SUPPLY VOLTAGE (V)
4.8
5.4
626123 G17
–5
0
1
2
3
4 5 6
TIME (s)
7
8
9
10
626123 G18
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
100
Noise Voltage Density
vs Frequency
100
VS = ±2.5V
VCM = 0V
90
90
80
70
60
50
40
30
20
10
0
Input Referred Current Noise
vs Frequency
VS = ±2.5V
VCM = 0V
INPUT REFERRED CURRENT NOISE (pA/√Hz)
Noise Voltage Density
vs Frequency
INPUT REFERRED VOLTAGE
NOISE DENSITY (nV/√Hz)
INPUT REFERRED VOLTAGE NOISE DENSITY (nV/√Hz)
TYPICAL PERFORMANCE CHARACTERISTICS
80
70
60
50
40
30
20
10
10
100
1k
10k
FREQUENCY (Hz)
100k
0
100k
1M
1M
10M
FREQUENCY (Hz)
6261 G19
1
0.1
0.01
100k
1
VS = ±0.9V
VCM = 0V
AV = 2
RG = RF = 10kΩ
626123 G21
AMPLITUDE (dB)
THD+N (%)
0.01
0.001
0.1
1
VOUTP–P (V)
10
0.0001
0.01
100
9
RISING EDGE(V/µs)
FALLING EDGE(V/µs)
3
5
Power Supply Rejection Ratio
vs Frequency
626123 G25
100
80
70
60
60
50
40
50
40
30
30
20
20
10
10
1
10
FREQUENCY (MHz)
VS = ±2.5V
VCM = 0V
90
70
0.1
–25
100
1
10
FREQEUNCY (MHz)
626123 G24
80
0
0.01
0.1
0
626123 G23
PSRR (dB)
CMRR (dB)
SLEW RATE (V/µs)
12
GAIN
PHASE
–100
0.01
VS = ±2.5V
VCM = 0V
90
25
0
Common Mode Rejection Ratio
vs Frequency
VSTEP = VS – 1V
RF = RG =10kΩ
15 AV = –1
2.6
3.4
4.2
SUPPLY VOLTAGE VS (V)
10
VOUTP–P (V)
18
0
1.8
1
626123 G22
Slew Rate vs Supply Voltage
6
0.1
50
50
–50
1kHz
5kHz
100
75
100
0.01
0.001
0.01
VS = ±2.5V
VCM=0V
PHASE
THD+N (%)
Gain and Phase vs Frequency
150
VS = ±2.5V
VCM = 0
AV = 2
RF = RG = 10kΩ
0.1
500Hz
1kHz
5kHz
1M
FREQUENCY (Hz)
Total Harmonic Distortion
and Noise
0.1
VS = ±2.5V
VCM = 0V
626123 G20
Total Harmonic Distortion
and Noise
1
100M
10
100
626123 G26
0
0.001
0.01
0.1
1
FREQUENCY (MHz)
10
100
626123 G27
626123f
For more information www.linear.com/LTC6261
9
LTC6261/LTC6262/LTC6263
TYPICAL PERFORMANCE CHARACTERISTICS
Capacitive Load Handling
Overshoot vs Capacitive Load
2.0
80
VS = ±2.5V
AV = 1
RLOAD = 10kΩ
1.0
VOLTAGE (V)
9
6
0
CLOAD = 10pF
CLOAD = 100pF
CLOAD = 1nF
–1.0
–1.5
0
0.01
0.1
CLOAD (nF)
1
–80
–2.5
–100
100
10 20 30 40 50 60 70 80 90 100
TIME (µs)
VS = ±0.9V
AV=1
RLOAD=10kΩ
60
VOLTAGE (mV)
0
–0.25
20
0
–20
–60
CLOAD = 10pF
CLOAD = 100pF
CLOAD = 1nF
–0.75
0
–100
0
10 20 30 40 50 60 70 80 90 100
TIME (µs)
150
100
TA = 125°C
TA = 25°C
TA = –40°C
0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8
VSHDN (V)
626123 G34
10
0.1
AV = 1
AV = 10
0.001
10–5
10–4
10–3 10–2 10–1
FREQUNECY (MHz)
1
10
626123 G33
VS = 5V
VCM = 0.4V
250
SUPPLY CURRENT (µA)
SUPPLY CURRENT (µA)
300
VS = 1.8V
VCM = 0.4V
0
1
Supply Current
vs SHDN Pin Voltage
200
0
10
626123 G32
Supply Current
vs SHDN Pin Voltage
50
VS = ±2.5V
VCM = 0V
0.01
6262 G31
250
100
–80
10 20 30 40 50 60 70 80 90 100
TIME (µs)
300
1k
CLOAD = 10pF
CLOAD = 100pF
CLOAD = 1nF
–40
–0.50
10 20 30 40 50 60 70 80 90 100
TIME (µs)
Output Impedance vs Frequency
40
0.25
0
626123 G30
Small Signal Response
80
0.50
–1.00
–60
626123 G29
VS = ±0.9V
AV=1
RLOAD=10kΩ
0.75
0
–20
–40
626123 G28
Large Signal Response
1.00
20
–2.0
0
CLOAD = 10pF
CLOAD = 100pF
CLOAD = 1nF
40
0.5
–0.5
VS = ±2.5V
AV = 1
RLOAD = 10kΩ
60
OUTPUT IMPEDANCE (Ω)
OVERSHOOT (%)
100
1.5
3
VOLTAGE (V)
2.5
VOLTAGE (mV)
VS = ±2.5V
VCM = 0
AV = 1
VIN = ±2V
12
Small Signal Response
Large Signal Response
15
200
150
100
TA = 125°C
TA = 25°C
TA = –40°C
50
0
0
0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8
VSHDN (V)
626123 G35
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
PIN FUNCTIONS
V–: Negative Power Supply. It is normally tied to ground.
It can also be tied to a voltage other than ground as long
as the voltage between V+ and V– is from 1.8V to 5.25V.
If it is not connected to ground, bypass it with a capacitor
of 0.1µF as close to the part as possible.
–IN: Inverting Input of the Amplifier. Voltage range of this
pin can go from V– – 0.1V to V+ + 0.1V.
+IN: Non-Inverting Input of Amplifier. This pin has the
same voltage range as –IN.
V+: Positive Power Supply. Typically the voltage range
spans from 1.8V to 5.25V. Split supplies are possible as
long as the voltage between V+ and V– is between 1.8V
and 5.25V. A bypass capacitor of 0.1µF as close to the part
as possible should be used between power supply pins
in single supply applications or between supply pins and
ground in split supply applications.
SHDN: Active Low Shutdown. Shutdown threshold is 0.6V
above negative rail. If left unconnected, the amplifier will
be on.
OUT: Amplifier Output. Rail-to-rail amplifier output capable
of delivering greater than ±10mA
SIMPLIFIED SCHEMATIC
V+
R6
5M
+
R3
V+
I2
R5
Q15
V–
ESDD1
R4
+
ESDD2
C2
I1
Q12
Q11
ESDD5
Q13
+IN
SHDN
LOGIC
D6
D8
D5
D7
Q5
Q4
–IN
V
Q1
CC
Q2
ESDD3
ESDD4
–
Q3
+
VBIAS
Q9
V–
BUFFER AND
OUTPUT BIAS
Q10
V+
OUT
I3
ESDD6
Q8
Q16
C1
Q17
Q18
Q19
Q7
Q14
Q6
R1
V–
R2
626123 F01
Figure 1. LTC6261/LTC6262/LTC6263 Simplified Schematic
626123f
For more information www.linear.com/LTC6261
11
LTC6261/LTC6262/LTC6263
OPERATION
The LTC6261 family input signal range extends slightly
beyond the negative and positive power supplies. The
output can even extend all the way to the negative supply
with the proper external pull-down current source. Figure
1 depicts a Simplified Schematic of the amplifier. The
input stage is comprised of two differential amplifiers, a
PNP stage Q1/Q2 and NPN stage Q3/Q4 that are active
over different ranges of common mode input voltage. The
PNP stage is active between the negative power supply
to approximately 1V below the positive supply. As the
input voltage approaches the positive supply, transistor
Q5 will steer the tail current I1 to the current mirror Q6/
Q7, activating the NPN differential pair and the PNP pair
becomes inactive for the remaining input common mode
range. Also for the input stage, devices Q17, Q18 and
Q19 act to cancel the bias current of the PNP input pair.
When Q1/Q2 is active, the current in Q16 is controlled to
be the same as the current Q1/Q2. Thus, the base current
of Q16 is normally equal to the base current of the input
devices of Q1/Q2. Similar circuitry (not shown) is used to
cancel the base current of Q3/Q4. The buffer and output
bias stage uses a special compensation technique to take
full advantage of the process technology to drive high
capacitive loads. The common emitter topology of Q14/
Q15 enables the output to swing from rail-to-rail.
APPLICATIONS INFORMATION
Low Supply Voltage and Low Power Consumption
Low Input Offset Voltage
The LTC6261 family of operational amplifiers can operate with power supply voltages from 1.8V to 5.25V. Each
amplifier draws 240µA. The low supply voltage capability
and low supply current are ideal for portable applications.
The LTC6261 family has a low offset voltage of 1mV maximum. The offset voltage is trimmed with a proprietary
algorithm to ensure low offset voltage over the entire
common mode voltage range.
High Capacitive Load Driving Capability and Wide
Bandwidth
Low Input Bias Current
The LTC6261 family is optimized for wide bandwidth and
low power applications. They have an extremely high
gain-bandwidth to power ratio and are unity gain stable
(see Typical Performance Characteristics, Capacitive Load
Handling). Higher gain configurations tend to have better
capacitive drive capability than lower gain configurations
due to lower closed loop bandwidth and hence higher
phase margin.
Low Input Referred Noise
The LTC6261 family provides a low input referred noise of
13nV/√Hz at 10kHz. The average noise voltage density over
1MHz of bandwidth is less than 15nV/√Hz. The LTC6261
family is ideal for low noise and low power signal processing applications.
12
The LTC6261 family uses a bias current cancellation circuit
to compensate for the base current of the input transistors.
When the input common mode voltage is within 200mV of
either rail, the bias cancellation circuit is no longer active.
For common mode voltages ranging from 0.2V above the
negative supply to 0.2V below the positive supply, the
low input bias current allows the amplifiers to be used in
applications with high resistance sources.
Ground Sensing and Rail-to-Rail Output
The LTC6261 family has excellent output drive capability,
delivering over 10mA of output drive current. The output
stage is a rail-to-rail topology that is capable of swinging to
within 250mV of either rail. If output swing to the negative
rail is required, an external pull down resistor to a negative
supply can be added. For 5V/0V op amp supplies, a pull
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
APPLICATIONS INFORMATION
down resistor of 1k to –2V will allow a ‘true zero’ output
swing. In this case, the output can swing all the way to
the bottom rail while maintaining 50dB of open loop gain.
Since the inputs can go 100mV beyond either rail, the op
amp can easily perform ‘true ground’ sensing.
The maximum output current is a function of total supply
voltage. As the supply voltage to the amplifier increases,
the output current capability also increases. Attention must
be paid to keep the junction temperature of the IC below
150°C when the output is in continuous short-circuit. The
output of the amplifier has reverse-biased diodes connected to each supply. The output should not be forced
more than 0.5V beyond either supply; otherwise current
will flow through these diodes.
Input Protection and Output Overdrive
To prevent breakdown of the input transistors, the input
stages are protected against a large differential input
voltage by two pairs of back-to-back diodes, D5 to D8. If
the differential input voltage exceeds 1.4V, the current in
these diodes must be limited to less than 10mA. These
amplifiers are not intended for open loop applications such
as comparators. When the output stage is overdriven,
internal limiting circuitry is activated to improve overdrive
recovery. In some applications, this circuitry may draw as
much as 1mA supply current.
Feedback Components
Care must be taken to ensure that the pole formed by the
feedback resistors and the parasitic capacitance at the
inverting input does not degrade stability. For example, in
a gain of +2 configuration with gain and feedback resistors of 10k, a poorly designed circuit board layout with
parasitic capacitance of 5pF (part +PC board) at the amplifier’s inverting input will cause the amplifier to oscillate
due to a pole formed at 3.2MHz. An additional capacitor
of 4.7pF across the feedback resistor as shown in Figure
2 will eliminate any ringing or oscillation.
Shutdown
The single and dual versions have SHDN pins that can
shut down the amplifier to less than 9µA supply current.
The SHDN pin voltage needs to be within 0.6V of V– for
the amplifier to shut down. During shutdown, the output
is in high impedance state. When left floating, the SHDN
pin is internally pulled up to the positive supply and the
amplifier remains enabled.
4.7pF
10k
–
10k
ESD
LTC6261
CPAR
+
The LTC6261 family has reverse-biased ESD protection
diodes on all inputs and output as shown in Figure 1.
VIN
VOUT
626123 F02
Figure 2.
Supply Voltage Ramping
Fast ramping of the supply voltage can cause a current
glitch in the internal ESD protection circuits. Depending on
the supply inductance, this could result in a supply voltage transient that exceeds the maximum rating. A supply
voltage ramp time of greater than 1ms is recommended.
626123f
For more information www.linear.com/LTC6261
13
LTC6261/LTC6262/LTC6263
TYPICAL APPLICATIONS
LTC6261 Driving LTC2362 ADC
DRIVING A SAR
SAR ADC Driver
–20
MAGNITUDE (dB)
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
IN
125
LTC6261 Driving LTC2362 ADC
0
VIN = –1dBFS, 5kHz
fS = 250kSps
SNR = 72dB
THD = –83.6dB
SFDR = 86dB
–10
–20
–30
–40
–50
–60
–70
–80
0
10
20
30
40
FREQUENCY (kHz)
50
60
626123 TA04
3.3V
U1
RFILT
100Ω
VDD
OUT
CFILT
10nF
AIN
VREF
LTC2362
GND
CS
SDO
SCK
OVDD
626123 TA03
Current consumption of the op amp circuit is 560µA at
3.3V supply with the output centered at 1.65V. Increasing
the resistors with the same scaling factor will lower the
total consumption at the expense of more resistor noise.
14
100
–110
3.3V
LTC6261
50
75
FREQUENCY (kHz)
–90
RF1
1.74k
+
25
626123 TA04a
–120
–
0
–100
CF1
10pF
RF2
2.74k
VIN = –1dBFS, 5kHz
fS = 500kSps
SNR = 71.5dB
THD = –83.6dB
SFDR = 86dB
–10
MAGNITUDE (dB)
The circuit next uses a traditional noninverting gain configuration to map a ground referenced input voltage signal
to the full scale of a 500kS/s, 12 bit LTC2362 ADC. This
application takes advantage of the LTC6261 family’s combination of excellent common mode rejection, bandwidth,
supply current, and noise to enable high performance ADC
at low dissipation. The high bandwidth and open loop gain
combine to provide good distortion performance given the
low supply current usage. The capacitor CF1 can be used
as needed to improve phase margin if there is any peaking in the closed loop response due to total capacitance
seen at the input terminals of the op amp as mounted on
a PCB. The resistors should be chosen to minimize adding excessive noise while at the same time minimizing
total current consumption and avoiding distortion due to
overloading the amplifier. The choice of resistor, then, will
be commensurate with the input noise voltage and noise
current of the LTC6261. Use of an output filter is critical
in reducing noise and spurious high frequency content
that might alias.
0
Results are shown with a 12 bit LTC2362 SAR ADC running
at both 500k Samples and 250k Samples. In both cases,
the ENOB is about 11.5.
ACTIVE FILTERS
Second Order Bessel Filter
Ample bandwidth and low supply current allows deployment of active filters in portable and other low power
applications. The second order Bessel filter provides a
traditionally clean transient response.
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
TYPICAL APPLICATIONS
The frequency response shows an expected roll-off of two
poles along with a gentle droop near the 3dB point; the
transient response is very clean.
R2
15.4k
C2
47pF
Third Order Butterworth Filter
R3
15.4k
R1
15.4k
IN
3.3V
–
U1
OUT
LTC6261
C1
150pF
+
VREF
Maximally flat magnitude response in the pass-band arises
from use of a Butterworth filter. A third R-C stage is added
in front of the filter in order to maximize the roll-off for a
single amplifier circuit.
626123 TA05
R7
15.4k
C5
47pF
Supply current consumption is around 230µA. The values
of resistors chosen minimize consumption at the expense
of noise.
LTC6261 Second Order Butterworth
Frequency Response
IN
R4
7.7k
R5
7.7k
C3
470pF
10.0
–
U1
OUT
LTC6261
C4
470pF
+
VREF
0
–10.0
GAIN (dB)
3.3V
R6
5.54k
626123 TA08
Supply current consumption is around 235µA. The values
of resistors chosen minimize consumption at the expense
of noise.
–20.0
–30.0
–40.0
LTC6261 Third Order Butterworth
Frequency Response
–50.0
–60.0
–70.0
0.001
10.0
0.01
0.1
FREQUENCY (MHz)
1
4
0
626123 TA06
4.0
1VP-P
OUTPUT VOLTAGE (V)
3.5
GAIN (dB)
Bessel Filter Response
–10.0
–20.0
–30.0
–40.0
–50.0
3.0
–60.0
2.5
–70.0
0.001
0.01
0.1
FREQUENCY (MHz)
1
2
626123 TA09
2.0
1.5
1.0
10µs/Div
626123 TA07
626123f
For more information www.linear.com/LTC6261
15
LTC6261/LTC6262/LTC6263
TYPICAL APPLICATIONS
Headphone speaker impedances range from 32Ω to 300Ω;
their responsivity, from 80dB to 100dB SPL per 1mW and
beyond. As an example, considering a headphone speaker
with 90dBSPL per 1mW, it takes 100mW to reach 110dBSPL.
With 32Ω, the RMS current is 56mA and voltage 1.8V; with
120Ω, 29mA and 3.5V.
Butterworth Filter Response
4.0
1VP-P
OUTPUT VOLTAGE (V)
3.5
3.0
2.5
Given a 3.3V supply and the output of one LTC6261 amplifier there may not be sufficient drive capability to yield
100mW. However, the combination of two 180 degree
phased amplifiers is enough to provide the necessary
drive voltage or current to reach upwards of 100mW.
Duplication of this bridge drive circuit enables power to
both left and right sides.
2.0
1.5
1.0
626123 TA10
10µs/Div
The frequency response shows an expected roll-off of
three poles, an extended plateau, and a sharp roll-off; the
transient response includes a small amount of ringing.
The LTC6263 provides four amplifiers in one small package.
Data from a two-amplifier LTC6262 driving what could be
Left or Right is shown below. Basic current consumption
of the two amplifiers, with as much as 1VP-P input but no
load, is 500µA.
BRIDGE-TIED DIFFERENTIAL OUTPUT AMPLIFIER
The low supply current at the bandwidth and noise performance allows for excellent fidelity at a fraction of the
usual dissipation in portable audio equipment.
Audio Headphones Bridge Driver
GAIN STAGE, OUTPUT DRIVE
C3
100pF
INVERSION STAGE, OUTPUT DRIVE
C4
100pF
AC COUPLED INPUT
VIN
C2
10µF
R7
15k
R3
R8
4.99k NOISE FILTER 4.99k
C5
1nF
–
VM
VINV1
R2
10k
R1
10k
3V
–
U2
LTC6261
+
VM
R6
4.7Ω
VINV2
3V
U1
LTC6261
+
R9
4.7Ω
RSPEAKER
120Ω
626123 TA11
16
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
TYPICAL APPLICATIONS
The circuit consists of first an inverting gain stage with
closed loop gain = 3, and a subsequent inverting stage.
The combination of inverting stages produces a singleended input to differential output gain of 6. With 1VP-P
single-ended input, the output is 6VP-P differential, or 3V
max (2.1V RMS). With 100Ω, 1V leads to 45mW delivered
power.
Despite the low quiescent current, this driver delivers low
distortion to a headphone load. At high enough amplitude,
distortion increases dramatically as the op amp output
clips. Clipping occurs sooner with more loading as the
output transistors start to run out of current gain.
LTC6262 Bridge Driver THD
and Noise with Different Loads
vs Frequency
1.0
0.9
INPUT = 500mVP-P
1.0
NO LOAD
300Ω
100Ω
50Ω
0.7
0.9
0.8
THD + NOISE (%)
THD + NOISE (%)
0.8
LTC6262 Bridge Driver THD
and Noise with Different Loads
vs Amplitude at 1kHz
0.6
0.5
0.4
0.3
0.7
0.6
0.5
0.3
0.2
0.1
0.1
1
FREQUENCY (kHz)
10
No Load
300Ω
100Ω
50Ω
0.4
0.2
0
0.1
INPUT AT 1 kHz
0
0.001
626123 TA12
0.01
0.1
AUDIO INPUT AMPLITUDE (V)
1
2
626123 TA12a
626123f
For more information www.linear.com/LTC6261
17
LTC6261/LTC6262/LTC6263
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC6262#packaging for the most recent package drawings.
DC6 Package
6-Lead Plastic DFN (2mm × 2mm)
(Reference LTC DWG # 05-08-1703 Rev C)
0.70 ±0.05
2.55 ±0.05
1.15 ±0.05 0.60 ±0.10
(2 SIDES)
PACKAGE
OUTLINE
0.25 ±0.05
0.50 BSC
1.37 ±0.10
(2 SIDES)
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
R = 0.125
TYP
0.60 ±0.10
(2 SIDES)
0.40 ±0.10
4
6
2.00 ±0.10
(4 SIDES)
PIN 1 BAR
TOP MARK
(SEE NOTE 6)
PIN 1 NOTCH
R = 0.20 OR
0.25 × 45°
CHAMFER
R = 0.05
TYP
0.200 REF
0.75 ±0.05
3
(DC6) DFN REV C 0915
1
0.25 ±0.05
0.50 BSC
1.37 ±0.10
(2 SIDES)
0.00 – 0.05
BOTTOM VIEW—EXPOSED PAD
NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WCCD-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
18
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC6261#packaging for the most recent package drawings.
DC8 Package
8-Lead Plastic DFN (2mm × 2mm)
(Reference LTC DWG # 05-08-1719 Rev A)
0.70 ±0.05
2.55 ±0.05
1.15 ±0.05 0.64 ±0.05
(2 SIDES)
PACKAGE
OUTLINE
0.25 ±0.05
0.45 BSC
1.37 ±0.05
(2 SIDES)
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED
R = 0.05
TYP
2.00 ±0.10
(4 SIDES)
PIN 1 BAR
TOP MARK
(SEE NOTE 6)
R = 0.115
TYP
5
8
0.40 ±0.10
0.64 ±0.10
(2 SIDES)
PIN 1 NOTCH
R = 0.20 OR
0.25 × 45°
CHAMFER
(DC8) DFN 0409 REVA
4
0.200 REF
1
0.23 ±0.05
0.45 BSC
0.75 ±0.05
1.37 ±0.10
(2 SIDES)
0.00 – 0.05
BOTTOM VIEW—EXPOSED PAD
NOTE:
1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
626123f
For more information www.linear.com/LTC6261
19
LTC6261/LTC6262/LTC6263
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC6262#packaging for the most recent package drawings.
TS8 Package
8-Lead Plastic TSOT-23
(Reference LTC DWG # 05-08-1637 Rev A)
0.40
MAX
2.90 BSC
(NOTE 4)
0.65
REF
1.22 REF
1.4 MIN
3.85 MAX 2.62 REF
2.80 BSC
1.50 – 1.75
(NOTE 4)
PIN ONE ID
RECOMMENDED SOLDER PAD LAYOUT
PER IPC CALCULATOR
0.22 – 0.36
8 PLCS (NOTE 3)
0.65 BSC
0.80 – 0.90
0.20 BSC
0.01 – 0.10
1.00 MAX
DATUM ‘A’
0.30 – 0.50 REF
0.09 – 0.20
(NOTE 3)
1.95 BSC
TS8 TSOT-23 0710 REV A
NOTE:
1. DIMENSIONS ARE IN MILLIMETERS
2. DRAWING NOT TO SCALE
3. DIMENSIONS ARE INCLUSIVE OF PLATING
4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
5. MOLD FLASH SHALL NOT EXCEED 0.254mm
6. JEDEC PACKAGE REFERENCE IS MO-193
20
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC6262#packaging for the most recent package drawings.
MS8 Package
8-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1660 Rev G)
0.889 ±0.127
(.035 ±.005)
5.10
(.201)
MIN
3.20 – 3.45
(.126 – .136)
3.00 ±0.102
(.118 ±.004)
(NOTE 3)
0.65
(.0256)
BSC
0.42 ± 0.038
(.0165 ±.0015)
TYP
8
7 6 5
0.52
(.0205)
REF
RECOMMENDED SOLDER PAD LAYOUT
0.254
(.010)
3.00 ±0.102
(.118 ±.004)
(NOTE 4)
4.90 ±0.152
(.193 ±.006)
DETAIL “A”
0° – 6° TYP
GAUGE PLANE
0.53 ±0.152
(.021 ±.006)
DETAIL “A”
1
2 3
4
1.10
(.043)
MAX
0.86
(.034)
REF
0.18
(.007)
SEATING
PLANE
0.22 – 0.38
(.009 – .015)
TYP
0.65
(.0256)
BSC
0.1016 ±0.0508
(.004 ±.002)
MSOP (MS8) 0213 REV G
NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
626123f
For more information www.linear.com/LTC6261
21
LTC6261/LTC6262/LTC6263
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC6261#packaging for the most recent package drawings.
MS Package
10-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1661 Rev F)
0.889 ±0.127
(.035 ±.005)
5.10
(.201)
MIN
3.20 – 3.45
(.126 – .136)
3.00 ±0.102
(.118 ±.004)
(NOTE 3)
0.50
0.305 ±0.038
(.0197)
(.0120 ±.0015)
BSC
TYP
RECOMMENDED SOLDER PAD LAYOUT
0.254
(.010)
10 9 8 7 6
3.00 ±0.102
(.118 ±.004)
(NOTE 4)
4.90 ±0.152
(.193 ±.006)
DETAIL “A”
0.497 ±0.076
(.0196 ±.003)
REF
0° – 6° TYP
GAUGE PLANE
1 2 3 4 5
0.53 ±0.152
(.021 ±.006)
DETAIL “A”
0.18
(.007)
SEATING
PLANE
1.10
(.043)
MAX
0.17 – 0.27
(.007 – .011)
TYP
0.50
(.0197)
NOTE:
BSC
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
22
0.86
(.034)
REF
0.1016 ±0.0508
(.004 ±.002)
MSOP (MS) 0213 REV F
626123f
For more information www.linear.com/LTC6261
LTC6261/LTC6262/LTC6263
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC6262#packaging for the most recent package drawings.
MS Package
16-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1669 Rev A)
0.889 ±0.127
(.035 ±.005)
5.10
(.201)
MIN
3.20 – 3.45
(.126 – .136)
4.039 ±0.102
(.159 ±.004)
(NOTE 3)
0.50
(.0197)
BSC
0.305 ±0.038
(.0120 ±.0015)
TYP
RECOMMENDED SOLDER PAD LAYOUT
0.254
(.010)
DETAIL “A”
3.00 ±0.102
(.118 ±.004)
(NOTE 4)
4.90 ±0.152
(.193 ±.006)
0° – 6° TYP
0.280 ±0.076
(.011 ±.003)
REF
16151413121110 9
GAUGE PLANE
0.53 ±0.152
(.021 ±.006)
DETAIL “A”
0.18
(.007)
SEATING
PLANE
1.10
(.043)
MAX
0.17 – 0.27
(.007 – .011)
TYP
1234567 8
0.50
NOTE:
(.0197)
1. DIMENSIONS IN MILLIMETER/(INCH)
BSC
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
0.86
(.034)
REF
0.1016 ±0.0508
(.004 ±.002)
MSOP (MS16) 0213 REV A
626123f
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection
of its circuits
as described
herein will not infringe on existing patent rights.
For more
information
www.linear.com/LTC6261
23
LTC6261/LTC6262/LTC6263
TYPICAL APPLICATION
Bridge-Tied Differential Output Amplifier
GAIN STAGE, OUTPUT DRIVE
C3
100pF
INVERSION STAGE, OUTPUT DRIVE
C4
100pF
AC COUPLED INPUT
VIN
C2
R7
15k
R3
R8
4.99k NOISE FILTER 4.99k
C5
1nF
10µF
–
VM
VINV1
R2
10k
R1
10k
3V
–
U2
LTC6261
+
VM
R6
4.7Ω
VINV2
3V
U1
LTC6261
+
R9
4.7Ω
RSPEAKER
120Ω
626123 TA06
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
LTC6255/LTC6256/ 6.5MHz, 65µA Power Efficient RR Op Amp
LTC6257
6.5MHz, 65µA, RR IN/OUT, 1.8V to 5.25V
LTC6246/LTC6247/ 180MHz, 1mA, Power Efficient Rail-to-Rail Op Amps
LTC6248
180MHz GBW, 1mA, 500μV VOS, RR In/Out, 2.5V to 5.25V, 90V/µs
Slew Rate
LT1498/LT1499
10MHz, 6V/µs, Dual/Quad,Rail-to-Rail Input and Output,
Precision C-Load Op Amps
10MHz GBW, 1.7mA, 475μV VOS, RR In/Out, 2.2V to ±15V, 10nF CLOAD
LTC6081/LTC6082
Precision Dual/Quad CMOS Rail-to-Rail Input/Output
Amplifiers
3.6MHz GBW, 330μA, 70μV VOS, RR In/Out, 2.7V to 5.5V, 100dB CMRR
LTC2050/LTC2051/ Zero-Drift Operational Amplifiers in SOT-23
LTC2052
3MHz GBW, 800μA, 3μV VOS, V– to V+ – 1V In, RR Out, 2.7V to 6V, 130dB
CMRR/PSRR
LTC1050/LTC1051/ Precision Zero-Drift, Operational Amplifierwith Internal
LTC1052
Capacitors
2.5MHz GBW, 1mA, 5μV VOS, V– to V+ – 2.3V In, RR Out, 4.75V to 16V,
120dB CMRR, 125dB PSRR
LTC6084/LTC6085
Dual/Quad 1.5MHz, Rail-to-Rail, CMOS Amplifiers
1.5MHz GBW, 110μA, 750μV VOS, RR In/Out, 2.5V to 5.5V
LT1783
1.25MHz, Over-The-Top Micropower, Rail-to-Rail Input
and Output Op Amp in SOT-23
1.25MHz GBW, 300μA, 800μV VOS, RR In/Out, 2.5V to 18V
LT1637/LT1638/
LT1639
1.1MHz, 0.4V/μs Over-The-Top Micropower, Rail-to-Rail
Input and Output Op Amps
1.1MHz GBW, 250μA, 350μV VOS, RR In/Out, 2.7V to 44V, 110dB CMRR
LTC2054/LTC2055
Single/Dual Micropower Zero-Drift Operational Amplifiers
500kHz GBW, 150μA, 3μV VOS, V– to V+ – 0.5V In, RR Out, 2.7V to 6V
LT6010/LT6011/
LT6012
135μA, 14nV/√Hz, Rail-to-Rail Output Precision Op Amp
with Shutdown
330kHz GBW, 135μA, 35μV VOS, V– + 1.0V to V+ – 1.2V In, RR Out,
2.7V to 36V
LT1782
Micropower, Over-The-Top, SOT-23, Rail-to-Rail Input and 200kHz GBW, 55μA, 800μV VOS, RR In/Out, 2.5V to 18V
Output Op Amp
LT1636
Over-The-Top, Micropower Rail-to-Rail, Input and Output
Op Amp
200kHz GBW, 50μA, 225μV VOS, RR In/Out, 2.7V to 44V, –40°C to 125°C
LT1490A/LT1491A
Dual/Quad Over-The-Top, Micropower Rail-to-Rail Input
and Output Op Amps
200kHz GBW, 50μA, 500μV VOS, RR In/Out, 2V to 44V
LT2178/LT2179
17μA Max, Dual and Quad, Single Supply, Precision
Op Amps
85kHz GBW, 17μA, 70μV VOS, RR In/Out, 5V to 44V
LT6000/LT6001/
LT6002
Single, Dual and Quad, 1.8V, 13μA Precision Rail-to-Rail
Op Amps
50kHz GBW, 16μA , 600μV VOS(MAX), RR In/Out, 1.8V to 18V
®
24 Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
For more information www.linear.com/LTC6261
(408) 432-1900 ● FAX: (408) 434-0507
●
www.linear.com/LTC6261
626123f
LT 1116 • PRINTED IN USA
® LINEAR TECHNOLOGY CORPORATION 2016
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising