SERDESUB-21USB User`s Guide Table of

SERDESUB-21USB User`s Guide Table of
User’s Guide
SNLU101 – April 2012
SERDESUB-21USB User’s Guide
Table of Contents
TABLE OF CONTENTS..................................................................................................................................... 1
INTRODUCTION:............................................................................................................................................... 2
CONTENTS OF THE DEMO EVALUATION KIT: ............................................................................................. 3
DS90UB903Q/904Q SERDES TYPICAL APPLICATION: ............................................................................... 3
HOW TO SET UP THE DEMO EVALUATION KIT: .......................................................................................... 5
BI-DIRECTIONAL CONTROL BUS AND I2C MODES: ................................................................................... 6
DEMO BOARD POWER CONNECTIONS:....................................................................................................... 6
DS9UB903Q SERIALIZER BOARD DESCRIPTION:....................................................................................... 7
CONFIGURATION SETTINGS FOR THE SERIALIZER DEMO BOARD ......................................................................... 8
SERIALIZER LVCMOS AND FPD-LINK III PINOUT BY CONNECTOR .................................................................... 12
DS9UB904Q DESERIALIZER BOARD DESCRIPTION:................................................................................ 13
CONFIGURATION SETTINGS FOR THE DESERIALIZER DEMO BOARD ................................................................... 14
DESERIALIZER FPD-LINK III PINOUT AND LVCMOS BY CONNECTOR ................................................................ 18
TYPICAL CONNECTION AND TEST EQUIPMENT ....................................................................................... 19
EVALUATION OF THE BI-DIRECTIONAL CONTROL CHANNEL................................................................ 20
DISPLAY MODE: ............................................................................................................................................. 20
I2C COMMUNICATION OVER BI-DIRECTIONAL CONTROL CHANNEL IN DISPLAY MODE .......................................... 22
CAMERA MODE: ............................................................................................................................................. 24
I2C COMMUNICATION OVER BI-DIRECTIONAL CONTROL CHANNEL IN CAMERA MODE .......................................... 27
FIGURE 7. BI-DIRECTIONAL CONTROL CHANNEL FLOWCHART IN CAMERA MODE
TROUBLESHOOTING DEMO SETUP............................................................................................................ 28
TROUBLESHOOTING DEMO SETUP............................................................................................................ 29
CABLE REFERENCES ................................................................................................................................... 30
APPENDIX ....................................................................................................................................................... 31
SERIALIZER AND DESERIALIZER DEMO PCB SCHEMATICS: ............................................................................... 31
BOM (BILL OF MATERIALS) SERIALIZER DEMO PCB: ....................................................................................... 40
BOM (BILL OF MATERIALS) DESERIALIZER DEMO PCB: ................................................................................... 41
SERIALIZER (TX) DEMO PCB LAYOUT: ............................................................................................................ 42
SERIALIZER (TX) DEMO PCB STACKUP: .......................................................................................................... 45
DESERIALIZER (RX) DEMO PCB LAYOUT: ........................................................................................................ 46
DESERIALIZER (RX) DEMO PCB STACKUP:...................................................................................................... 49
SNLU101 – April 2012
SERDESUB-21USB User’s Guide
1
Introduction:
Texas Instruments’ Automotive Serdes DS90UB903Q/904Q FPD-Link III evaluation kit
contains one (1) DS90UB903Q Serializer board, one (1) DS90UB904Q Deserializer board,
and one (1) two (2) meter* high speed USB 2.0 cable. *Note: the chipset can support up
to ten (10) meters.
The DS90UB903Q/904Q chipset supports a variety of automotive display or vision
applications over a two (2) wire serial stream. The single differential pair (FPD-Link III) is
well-suited for direct connections between a Host Controller/Electronic Control Unit
(ECU)/FPGA and a display module. The bidirectional control channel of the
DS90UB903Q/904Q provides seamless communication between the ECU/FPGA and the
display module. Interactive display platforms such as touch screens can be built around
this chipset.
This kit will demonstrate the functionality and operation of the DS90UB903Q and
DS90UB904Q chipset. The chipset enables transmission of a high-speed video data along
with a low latency bi-directional control bus over a single twisted pair cable. The integrated
control channel transfers data bi-directionally over the same serial video link. The transport
delivers 21 bits of parallel data together with a bidirectional control channel that supports
an I2C bus. Additionally, there are four unidirectional general purpose (GPI and GPO)
signal lines for sending control data. This interface allows transparent full-duplex
communication over a single high-speed differential pair, carrying asymmetrical bidirectional control information without the dependency of video blanking intervals. The
Serializer and Deserializer chipset is designed to transmit data at PCLK clocks speeds
ranging from 10 to 43 MHz and I2C bus rates up to 100 kbps at up to 10 meters cable
length over -40 to +105 Deg C.
The Serializer board accepts 1.8V/3.3V parallel input signals. FPD-Link III Serializer
converts the 1.8V/3.3V LVCMOS parallel lines into a single serialized data pair with an
embedded clock. The serial data line rate switches at 28 times the base clock frequency.
With an input clock at 43 MHz, the transmission line rate for the FPD-Link III is 1.20Gbps
(28 x 43MHz).
The user needs to provide the proper 1.8V/3.3V LVCMOS inputs and 1.8V/3.3V LVCMOS
clock to the Serializer and also provide a proper interface from the Deserializer output to
test equipment. The Serializer and Deserializer boards can also be used to evaluate
device parameters. A cable conversion board or harness scramble may be necessary
depending on type of cable/connector interface used on the input to the DS90UB903Q and
to the output of the DS90UB904Q.
The demo boards are not intended for EMI testing. The demo boards were designed
for easy accessibility to device pins with tap points for monitoring or applying
signals, additional pads for termination, and multiple connector options.
2
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
System Requirements:
In order to demonstrate, the following are required:
1) Display module with 1.8V or 3.3V LVCMOS parallel interface
2) Microcontroller (MCU) or FPGA with I2C interface bus (I2C master)
a. slave clock stretching must be supported by the I2C master controller/MCU.
3) External peripheral device that supports I2C (slave mode)
4) Power supply for 1.8V (required) and 3.3V (optional)
Contents of the Demo Evaluation Kit:
1)
2)
3)
4)
5)
One Serializer board with the DS90UB903Q
One Deserializer board with the DS90UB904Q
One 2-meter high speed USB 2.0 cable (4-pin USB A to 5-pin mini USB)
Evaluation Kit Documentation (this manual)
DS90UB903Q/904Q Datasheet
DS90UB903Q/904Q Serdes Typical Application:
Video Data
Graphics
Controller
-------Video
Processor
HSYNC
VSYNC
Pixel Clock
DOUT+
Video Data
RIN+
ROUT
[20:0]
DIN
[20:0]
DOUTPCLK
RIN-
PCLK
GPO
SDA
SCL
Bidirectional
Control Bus
HSYNC
Timing Controller
VSYNC
Pixel Clock
FPD-Link III
GPO[3:0]
I2C CNTL
Display Module
LCD
Display
SDA
I2C CNTL
GPI[3:0]
SDA
SDA
SCL
SCL
DS90UB903Q
Serializer
GPI
DS90UB904Q
Deserializer
SCL
Bidirectional
Control Bus
Figure 1. Typical Application
The diagram above illustrates a typical application of DS90UB903Q/904Q chipset. The
MCU/FPGA can program device registers on the DS90UB903Q, DS90UB904Q, and
remote peripheral device, such as a display module.
3
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Video Control Module
(Video Data + Ctrl)
Host Controller /
FPGA /
Video Processor
DS90UB903Q
Serializer
(I2C_CTRL)
FPD-LINK III
DS90UB904Q
Deserializer
(I2C_CTRL)
(Video Data + Ctrl)
Timing / Display
Controller
LCD
Display
Figure 2. Typical DS90UB903Q/904Q Display System Diagram
Figure 1 and Figure 2 illustrate the use of the Chipset (Serializer/Deserializer) in a Host
(MCU/FPGA) Controller to display module.
Refer to the proper datasheet information on Chipsets (Serializer/Deserializer) provided on
each board for more detailed information.
4
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
How to set up the Demo Evaluation Kit:
The DS90UB903Q/904Q evaluation boards consist of two sections. The first part of the
board provides the point-to-point interface for transmitting parallel video data. The second
part of the board allows bi-directional control communication of an I2C bus control of using
a MCU/FPGA to programming a remote peripheral device via the Serializer.
The PCB routing for the Serializer input pins (DIN) accept incoming parallel video data at
1.8V/3.3V LVCMOS signals from J1 IDC connector. The FPD-Link III interface uses a
single twisted pair cable (provided). The output pins (ROUT) are accessed through a J7
IDC connector. Please follow these steps to set up the evaluation kit for bench testing and
performance measurements:
1) A two (2) meter high speed USB 2.0 cable has been included in the kit. Connect the 41
2
3
4
A
pin USB A
side of cable harness to the serializer board and the other
side of the harness, the 5-pin mini USB jack 1 2 3 4 MINI to the Deserializer board.
This completes the FPD-Link III interface connection.
NOTE: The DS9UB903Q and DS9UB904Q are NOT USB compliant and should
not be plugged into a USB device nor should a USB device be plugged into the
demo boards.
2) Jumpers and switches have been configured at the factory; they should not require any
changes for immediate operation of the chipset. See text on Configuration settings
and datasheet for more details.
3) From the controller, connect a flat cable (not supplied) to the Serializer board and
connect another flat cable (not supplied) from the Deserializer board to the display
module. Note: For 50 ohm signal sources, provide 1.8V/3.3V LVCMOS input signal
levels into DIN[20:0] and PCLK and add 50 ohm parallel termination resistors R1-R22
on the DS9UB903Q Serializer board.
4) Connect the Serializer I2C ports to the I2C of the MCU/FPGA (I2C master). Connect
the Deserializer I2C ports to the I2C bus of the peripheral slave device.
5) Power for the Serializer and Deserializer boards must be supplied externally through
Power Jack (VDD). Grounds for both boards are connected through Power Jack (VSS)
(see section below).
5
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Bi-Directional Control Bus And I2C Modes:
In order to communicate and synchronize with remote devices on the I2C bus through the
bi-directional control channel, slave clock stretching must be supported by the I2C master
controller/MCU. The chipset utilizes bus clock stretching (holding the SCL line low) during
data transmission; where the I2C slave pulls the SCL line low prior to the 9th clock of
every I2C data transfer (before the ACK signal).
The bidirectional control bus supports an I2C compatible interface that allows
programming of the DS90UB903Q, DS90UB904Q, or an external remote device (such as
a camera or display). Register programming transactions to/from the DS90UB903Q/904Q
chipset are employed through the clock (SCL) and data (SDA) lines. These two signals
have open drain I/Os and must be pulled-up to VDDIO by external resistors. The boards
have an option to use the on-board 1.0KΩ pull-up resistors tied to VDDIO or connected
through external pull-ups at the target Host. The appropriate pull-up resistor values will
depend upon the total bus capacitance and operating speed. The DS90UB903Q/904Q I2C
bus data rate supports up to 100 kbps according to I2C specification.
To start any data transfer, the DS90UB903Q/904Q must be configured in the proper I2C
mode. Each device can function as an I2C slave proxy or master proxy depending on the
mode determined by MODE (M_S) pin. Note the MODE pin is label as M_S on the PCB
boards. The Ser/Des interface acts as a virtual bridge between Master controller (MCU)
and the remote device. When the MODE (M_S) pin is set to High, the device is treated as
a slave proxy; acts as a slave on behalf of the remote slave. When addressing a remote
peripheral or Serializer/Deserializer (not wired directly to the MCU), the slave proxy will
forward any byte transactions sent by the Master controller to the target device. When
MODE (M_S) pin is set to Low, the device will function as a master proxy device; acts as a
master on behalf of the I2C master controller. Note that the devices must have
complementary settings for the MODE configuration. For example, if the Serializer MODE
(M_S) pin is set to High then the Deserializer MODE (M_S) pin must be set to Low and
vice-versa.
Demo Board Power Connections:
The Serializer and Deserializer boards must be powered by supplying power externally
through J5 (VDD) and J6 (VSS) on Serializer Board and J8 (VDD) and J9 (VSS) on
Deserializer board. Note +2.5V is the MAXIMUM voltage that should ever be applied to
the Serializer J5 or Deserializer J8 VDD terminal. Serializer JP12 VDDIO and Deserializer
VDDIO JP13 must never exceed +4.0V. Damage to the device(s) can result if the voltage
maximum is exceeded.
6
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
DS9UB903Q Serializer Board Description:
The 2x22-pin IDC connector J1 accepts 21 bits of 1.8V or 3.3V data along with the PCLK
clock input. VDDIO must be set externally for 1.8V or 3.3V LVCMOS inputs.
The Serializer board is powered externally from the J5 (VDD) and J6 (VSS) connectors
shown below. For the Serializer to be operational, the S1-PDB switch on S1 must be set
HIGH. S1-RES0 must be set LOW. Master or slave mode is user selected on S1-M_S
(MODE). please refer to DS90UB903/904 datasheet for details.
The USB connector P2 (USB-A side) on the bottom side of the board provides the
interface connection to the Deserializer board. Note: P3 (mini USB) on the top side is unstuffed and not to be used with the cable provided in the kit.
f J5, J6
JP12
Note:
1) VDD and VSS MUST be
applied externally from
here.
2) VDDIO = 3.3V should
be applied separately on
JP12 with default jumper
on JP11 (VDDI=+3.3V),
otherwise jumper VDDIO
to +1.8V
c FPD-LINK III I/O
d LVCMOS INPUTS
e FUNCTION CONTROLS
f POWER SUPPLY
g INPUT TERMINATION
1.8V
(For 50Ω signal sources,
add 50Ω termination, otherwise
leave unpopulated)
h I2C BUS CONTROL
i GPO
i
JP1 to JP4
J1
d
S1
g
g
g
Note:
Connect cable
(USB A side)
to P2 on BACKSIDE.
c P2 (BACKSIDE)
c P3 (TOPSIDE)
e
J4,JP8,JP9
g
(UNSTUFFED)
h
7
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Configuration Settings for the Serializer Demo Board
VDDIO: 1.8V or 3.3V LVCMOS INPUT/OUTPUT SELECTION
Reference
Description
+1.8V VDDIO
+3.3V VDDIO
VDDIO LVCMOS
JP11
VDDIO = 1.8V
VDDIO = 3.3V
I/O level configuration.
(Default)
JP12
NOT USED
1.8V
1.8V
LVCMOS
inputs
S1: Serializer Input Features Selection
Reference
Description
Input = L
MODE
I2C Master / Slave Master
(M_S)
select
PDB
PowerDown Bar
Powers
Down
RES 0
Reserved
MUST be
(* IMPORTANT
tied low for
See user note
normal
below)
operation
(Default)
3.3V
JP11
1.8V
apply external
3.3V
LVCMOS
inputs
Input = H
Slave
(Default)
Operational
(Default)
S1
*Note:
In user layout RES0 MUST be tied low for proper operation.
8
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
JP8,VR1: Address Decoder
Reference
Description
DS90UB903Q
JP8
I2C Device ID Address
Selection
Default address: 0xB0’h
JP8 &
VR1
RID value adjustment
(via screw)
JP8 MUST have a jumper to
use VR1 potentiometer.
VR1 = 0Ω to 100KΩ
Setting
Enabled –
With jumper
Connector
VSS –
Default address
(Default)
Clockwise
CounterClockwise
Decreases
RID value
Increases
RID value
The ID[x] (CAD) pin is used to set the physical slave address of the DS90UB903Q (I2C
only) to allow up to six devices on the bus using only a single pin. The Address Decoder
employs a 10 kΩ pull up resistor to +1.8V and a variable potentiometer (VR1) for the pull
down resistor RID to GND to generate six unique values based on the table below. Once
the address bits are latched on power up, the device will keep the slave address until a
power down or reset condition occurs.
Figure 3. ID[x] Pin Connection Diagram
9
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Table 1. ID[x] Resistor Value – DS90UB903Q Slave Address
Address 8'b
Rid Resistor Ω
Address 7'b
0 appended (WRITE)
0
7b' 101 1000 (h'58)
8b' 1011 0000 (h'B0)
2.0K
7b' 101 1001 (h'59)
8b' 1011 0010 (h'B2)
4.7K
7b' 101 1010 (h'5A)
8b' 1011 0100 (h'B4)
8.2K
7b' 101 1011 (h'5B)
8b' 1011 0110 (h'B6)
12.1K
7b' 101 1100 (h'5C)
8b' 1011 1000 (h'B8)
39.0K
7b' 101 1110 (h'5E)
8b' 1011 1100 (h'BC)
Serializer Bidirectional Control Bus (SCL, SDA) – I2C Compliant
Reference
Description Settings
J4
Pinout:
I2C Port
1 – VDD_I2C
2 – SCL
3 – SDA
4 – VSS
JP9
10
I2C Input
Port
SERDESUB-21USB User’s Guide
Closed:
VDD_I2C power is
applied through the
VDDIO source with
onboard 1.0Kohm
pull up resistors
(Default)
Connector
Open:
VDD_I2C power is
applied externally
Note: when
connecting the bus
externally, the
target source must
have external pull
up resistor.
SNLU101 – April 2012
JP6, JP7: USB Red and Black wire
Reference
Description
Power wire in USB cable
JP6
thru P2 (and P3 not
mounted) connector
Jumper RED to VSS –
recommended
VDD
VSS
Red wire tied Red wire
tied to VSS
to VDD
(Default)
OPEN
Red wire
floating
(not
recommended)
JP6
JP6
JP6
Black wire
tied to VDD
Black wire
tied to VSS
(Default)
Black wire
floating
(not
recommended)
JP7
JP7
JP7
Note: Normally VDD in USB application
Power wire in USB cable
thru P2 (and P3 not
mounted) connector
Jumper BLACK to VSS –
recommended
JP7
Note: Normally VSS in USB application
top side thru the board view
(mounted on solder side)
+
_
pin 1
RED WIRE
pin 2
P2
pin 3
pin 4
BLACK WIRE
USB A
11
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Serializer LVCMOS and FPD-Link III Pinout by Connector
The following three tables illustrate how the Serializer connections mapped to the IDC
connector J1, the FPD-Link III I/O on the USB-A connector P2, and the mini USB P3 (not
mounted) pinouts. Note – labels are also printed on the demo boards for both the
LVCMOS inputs/outputs and FPD-Link III I/Os.
J1
LVCMOS I/O
pin no.
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
name
name
GND
DIN0
GND
DIN1
GND
GND
DIN2
DIN3
GND
DIN4
GND
GND
DIN5
DIN6
GND
GND
DIN7
DIN8
GND
DIN9
GND
DIN10
GND
DIN11
GND
DIN12
GND
DIN13
GND
DIN14
GND
DIN15
GND
DIN16
GND
DIN17
GND
DIN18
GND
DIN19
pin no.
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
41
GND
DIN20
42
43
GND
PCLK
44
12
SERDESUB-21USB User’s Guide
P2
(bottom side)
P3
(topside)
FPD-Link III
pin no.
name
JP6
1
2
DOUT+
3
DOUT4
JP7
(not mounted)
FPD-Link III
pin no.
name
5
JP6
4
NC
3
DOUT2
DOUT+
JP7
1
SNLU101 – April 2012
DS9UB904Q Deserializer Board Description:
The USB connector J2 (mini USB) on the topside of the board provides the interface
connection for FPD-Link III signals to the Serializer board. Note: J5 (mini USB) on the
bottom side is un-stuffed and not used with the cable provided in the kit.
The Deserializer board is powered externally from the J8 (VDD) and J9 (VSS) connectors
shown below. For the Deserializer to be operational, the S1 switch – PDB must be set
HIGH. S1-RES0, BISTEN (Normal mode) must be set LOW. Master or slave mode is user
selected on S1-M_S (MODE).
The 2x22 pin IDC Connector J7 provides access to the 21 bit 1.8V or 3.3V LVCMOS and
PCLK clock outputs.
f
J8, J9, JP13
Note:
1) VDD and VSS MUST be
applied externally from
here.
2) VDDIO = 3.3V should be
applied separately on JP13
with default jumper on JP12
(VDDI=+3.3V),
otherwise jumper VDDIO to
+1.8V
1.8V
h
JP6 to JP9
d JP10
d JP11
d J7
Note:
Connect cable
(mini USB side) to J2
on (TOPSIDE).
c J2 (TOPSIDE)
c J5 (BACKSIDE)
c FPD-LINK III I/O
d LVCMOS OUTPUTS
e FUNCTION CONTROLS
f POWER SUPPLY
g I2C BUS CONTROL
h GPI
(UNSTUFFED)
e S1
13
SERDESUB-21USB User’s Guide
g JP4, JP5, J6
SNLU101 – April 2012
Configuration Settings for the Deserializer Demo Board
VDDIO: 1.8V or 3.3V LVCMOS INPUT/OUTPUT SELECTION
Reference
Description
+1.8V VDDIO +3.3V VDDIO
VDDIO LVCMOS
JP12
VDDIO = 1.8V VDDIO = 3.3V
I/O level configuration.
(Default)
1.8V
1.8V
LVCMOS
S1: Deserializer Input Features Selection
Reference
Description
Input = L
PDB
PowerDown Bar
Power
Down
(Disabled)
BISTEN
BIST Enable Pin
Normal
operating
mode.
BIST is
disabled.
(Default)
M_S
Master
I2C Master / Slave
(MODE)
(Default)
select
RES 0
Reserved
MUST be
(* IMPORTANT
tied low for
See user note
normal
below)
operation
(Default)
3.3V
JP12
1.8V
apply external
3.3V LVCMOS
Input = H
Operational
(Default)
S1
BIST Mode is
enabled.
Slave
*Note: In user layout RES0 MUST be tied low for proper operation.
14
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
JP4,VR1: Address Decoder
Reference
Description
DS90UB904Q
JP4
I2C Device ID Address
Selection
Default address: 0xC0’h
RID value adjustment
(via screw)
JP4 MUST have a jumper to
use VR1 potentiometer.
VR1 = 0Ω to 100KΩ
JP4 &
VR1
Setting
Enabled –
VSS –
Default
address
With jumper
(Default)
Clockwise
CounterClockwise
Decreases
RID value
Increases
RID value
Connector
The ID[x] (CAD) pin is used to set the slave address of the DS90UB904Q (I2C only) to
allow up to six devices on the bus using only a single pin. The Address Decoder employs a
10 kΩ pull up resistor to VDD 1.8V and a variable potentiometer (VR1) pull down resistor
RID to generate six unique values based on the table below. Once the address bits are
latched on power up, the device will keep the slave address until a power down or reset
condition occurs.
Table 2. ID[x] Resistor Value – DS90UB904Q Slave Address
Address 8'b
Rid Resistor Ω
Address 7'b
0 appended (WRITE)
15
0
7b' 110 0000 (h'60)
8b' 1100 0000 (h'C0)
2.0K
7b' 110 0001 (h'61)
8b' 1100 0010 (h'C2)
4.7K
7b' 110 0010 (h'62)
8b' 1100 0100 (h'C4)
8.2K
7b' 110 0011 (h'62)
8b' 1101 0110 (h'C6)
12.1K
7b' 110 0100 (h'62)
8b' 1101 1000 (h'C8)
39.0K
7b' 110 0110 (h'66)
8b' 1100 1100 (h'CC)
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Deserializer Bidirectional Control Bus (SCL, SDA) - I2C Compliant
Reference
Description Settings
J6
Pinout:
I2C Port
1 – VDD_I2C
2 – SCL
3 – SDA
4 – VSS
JP5
16
I2C Input
Port
SERDESUB-21USB User’s Guide
Closed:
VDD_I2C power is
applied through the
VDDIO source with
onboard 1.0Kohm
pull up resistors
(Default)
Connector
Open:
VDD_I2C power is
applied externally
Note: when
connecting the bus
externally, the
target source must
have external pull
up resistor.
SNLU101 – April 2012
JP11: Output Lock Monitor
Reference
Description
LOCK
Receiver PLL LOCK
Note:
DO NOT SHORT
JUMPER IN JP11.
JP10: Output Pass Monitor
Reference
Description
PASS
PASS (BIST mode)
Note:
DO NOT SHORT
JUMPER IN JP10.
JP3, JP2: USB Red and Black wire
Reference
Description
Power wire in USB cable
JP3
thru J2 (and J5 not
mounted) connector
Jumper RED to VSS –
recommended
Output = L
Unlocked
Output = H
Locked
JP11
Output = L
ERROR
Output = H
PASS
JP10
VDD
VSS
Red wire tied Red wire
tied to VSS
to VDD
(Default)
JP3
JP3
OPEN
Red wire
floating
(not
recommended)
JP3
Note: Normally VDD in USB application
JP2
Power wire in USB cable
thru J2 (and J5 not
mounted) connector
Jumper BLACK to VSS –
recommended
Black wire
tied to VDD
Black wire
tied to VSS
(Default)
Black wire
floating
(not
recommended)
JP2
JP2
JP2
Note: Normally VSS in USB application
mini USB
J2
pin 1
RED WIRE
pin 2
+
_
pin 3
NO connect
pin 4
pin 5
top side view
(mounted on component side)
17
BLACK WIRE
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Deserializer FPD-Link III Pinout and LVCMOS by Connector
The following three tables illustrate how the Deserializer connections mapped to the IDC
connector J7, the mini USB connector J2, and the mini USB connector J5 pinouts. Note –
labels are also printed on the demo boards for both the FPD-Link III I/O and LVCMOS
inputs/outputs.
J7
pin no.
18
LVCMOS I/O
name
name
pin no.
J2
(topside)
FPD-Link III
J5
(bottom side)
(not mounted)
1
ROUT0
GND
2
pin no.
name
3
ROUT1
GND
4
1
JP3
pin no.
name
5
ROUT2
GND
6
2
RIN+
5
JP3
7
ROUT3
GND
8
3
RIN-
4
NC
FPD-Link III
9
ROUT4
GND
10
4
NC
3
RIN-
11
ROUT5
GND
12
5
JP2
2
RIN+
13
ROUT6
GND
14
1
JP2
15
ROUT7
GND
16
17
ROUT8
GND
18
19
ROUT9
GND
20
21
ROUT10
GND
22
23
ROUT11
GND
24
25
ROUT12
GND
26
27
ROUT13
GND
28
29
ROUT14
GND
30
31
ROUT15
GND
32
33
ROUT16
GND
34
35
ROUT17
GND
36
37
ROUT18
GND
38
39
ROUT19
GND
40
41
ROUT20
GND
42
43
PCLK
GND
44
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Typical Connection and Test Equipment
The following is a list of typical test equipment that may be used to generate signals for the
Serializer inputs:
1) Digital Video Source – for generation of specific display timing such as a Graphics
Controller or CMOS imager with digital video signals (1.8V/3.3V LVCMOS).
2) Any other signal generator / video source that generates the correct input levels.
The following is a list of typical test equipment that may be used to monitor the output
signals from the Deserializer:
1) A display module (such as an LCD)
2) Controller or capture card which supports digital video signals (1.8V/3.3V
LVCMOS).
3) Video capture card
4) Microcontroller or FPGA with an I2C interface
5) Optional – Logic Analyzer or Oscilloscope
6) Any SCOPE with a bandwidth of at least 50MHz for 1.8V/3.3V LVCMOS and/or
1.5GHz for observing differential signals.
Figure 4 below illustrates an application using a MCU/FPGA controller connected to
DS90UB903Q with I2C bus and a display module connected to DS90UB904Q with I2C
bus. Both MCU/FPGA controller video and control information are transferred on the same
serial video link.
19
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Evaluation of the Bi-directional Control Channel
This section describes how to perform I2C instructions between MCU/FPGA and a remote
peripheral device through the DS90UB904Q and DS90UB903Q pair configured in a
display type of application. Figure 4 shows the configuration of evaluation boards for I2C
communication. A MCU/FPGA controller with an I2C interface is required. Refer to the
DS90UB903Q/904Q datasheet for the definition of each register.
DIN[20:0]
1.8V 3.3V
PCLK
GPO0
GPO1 DS90UB903Q
GPO2
Serializer
GPO3
GPU/FPGA
Host
PDB
+
VDDIO
VDDIO
1.8V
1.8V
10kΩ
1.0kΩ
SCL
SDA
Timing Controller
PCLK
10kΩ
PASS
DS90UB904Q LOCK
Deserializer GPI0
GPI1
GPI2
GPI3
ID[x]
0Ω
VDDIO
ROUT[20:0]
RIN
PDB
ID[x]
(3.3V I/O)
VDDIO
+
DOUT
-
VDD18
VDD18
(3.3V I/O)
VDDIO
1.8V 3.3V
0Ω
1.0kΩ
VDDIO
1.0kΩ
SCL
SDA
MODE (M_S)
RES0
0xB0
LCD
Display
VDDIO
MODE (M_S)
BISTEN, RES0
SCL
SDA
1.0kΩ
µC
0xA0
0xC0
Figure 4. Example of DS90UB903Q/904Q in Display Application
Display Mode:
In Display mode, I2C transactions originate from the controller attached to the Serializer.
The I2C slave core in the Serializer will detect if a transaction targets (local) registers
within the Serializer or the (remote) registers within the Deserializer or a remote slave
connected to the I2C master interface of the Deserializer. Commands are sent over the
forward channel link to initiate the transactions. The Deserializer will receive the command
and generate an I2C transaction on its local I2C bus. At the same time, the Deserializer
will capture the response on the I2C bus and return the response as a command on the bidirectional control channel. The Serializer parses the response and passes the appropriate
response to the Serializer I2C bus.
20
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Procedure - Display Mode:
1) Connect the 1.8V and 3.3V power with +1.8V and +3.3V supplies accordingly. Keep
the power off.
2) Verify that all the jumper positions and switches are correctly set (as per default
positions defined in “Configuration Settings for the Serializer/Deserializer Demo
Board” tables).
3) Connect the USB interface cable between P2 (DS90UB903Q board) connector and
J2 connector (DS90UB904Q board).
4) Set hardware configuration for DS90UB903Q Serializer and DS90UB904Q
Deserializer devices
a. Verify peripheral device (display) address is set to 0xA0
b. Set to Display mode: Serializer MODE (M_S) pin = H and Deserializer
MODE (M_S) pin = L
c. Set Serializer and Deserializer I2C slave address on ID[x] (CAD) pin:
i. Serializer Rid=0ohm; Serializer I2C slave address is 0xB0
ii. Deserializer Rid=0ohm; Deserializer I2C slave address is 0xC0
5) Turn on the +1.8V and +3.3V power supplies
6) Before initiating any I2C commands, the Serializer needs to be programmed with
the target slave device address and Deserializer device address. DES_DEV_ID
Register 0x06h sets the Deserializer device address and SLAVE_DEV_ID register
0x7h sets the remote target slave address. If the I2C slave address matches any of
registers values, the I2C slave will hold the transaction allowing read or write to
target device. Note: In Display mode operation, registers 0x08h~0x17h on
Deserializer must be reset to 0x00.
7) Execute I2C instructions to write the following registers
a. DS90UB903Q Serializer (0xB0)
i. Write 0xA0 (Slave Address) to Register 0x07 of Serializer (0xB0)
ii. Write 0xC0 (Deserializer Address) to Register 0x06 of Serializer
(0xB0) (0xC0 is written by default upon power cycling on PDB)
8) Verify that LOCK LED2 on the Deserializer board is lit; This indicates the chipset is
Locked
9) After initialization, the PCLK clock and input data can begin transmission to the
Serializer. The Serializer locks onto PCLK input (if present) otherwise the on-chip
oscillator (25 MHz) is used as the input clock source. Note the user should monitor
the LOCK pin and confirm LOCK = H before performing any I2C communication
across the link.
21
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Figure 5. Virtual device addressing from GPU/FPGA I2C controller
I2C Communication over Bi-directional Control Channel in
Display Mode
This section provides instructions for a simple I2C Read/Write transaction over the bidirectional control channel validating the interface between the host and Serializer to
Deserializer.
1) Check the Serializer DES DEV ID register 0x06 contents
2) The value entered in Serializer register 0x06 sets the target Deserializer device to
communicate with. Load the Deserializer slave address register.
3) Host controller to load and transmit data byte to Deserializer address 0xC0
4) For verification purposes Deserializer register 0x13 General-purpose register will be
exercised for reading and writing data. Other Deserializer registers can be
programmed to check internal functions; such as register 0x03 b[0] RRFB.
5) Host controller to load and transmit write transaction to register byte 0x13 = 0xFF.
Note default of register 0x13 = 0x00.
6) Host controller to read back Deserializer 0xC0 register 0x13 = 0xFF
22
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Configuration:
Serializer: ADDR = 0xB0h
Slave mode (MODE = H); PDB=H
START
Deserializer: ADDR: 0xC0h
Master mode (MODE = L); BISTEN=L, PDB=H
LOCK = H
Read data from
0xB0
Write/Verify 0xB0
Reg 0x06 = 0xC0
NO
Register 0x06
= 0xC0
Read Deserializer
Register 0x06 SER DEV ID
Write command to Deserializer
Reg 0x06 SER DEV ID
YES
Read data from
0xC0
NO
Register 0x13
= 0x00
Send Read command to
Serializer Reg 0x13 GPCR
Read Back Serializer
Reg 0x13 GPCR
YES
NO
Write to 0xC0
Reg 0x13 = 0xFF
Send Write command to
Serializer Reg 0x13 GPCR
Read data from
0xC0
Send Read command to
Serializer Reg 0x13 GPCR
Register 0x13
= 0xFF
YES
NO
Data received
match?
Read Back Serializer
Reg 0x13 GPCR
YES
END
Figure 5. Bi-directional Control Channel Communication Flowchart in Display Mode
23
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Camera Mode:
In Camera mode, I2C transactions originate from the Master controller at the Deserializer
side. The I2C slave core in the Deserializer will detect if a transaction is intended for the
Serializer or a slave at the Serializer. Commands are sent over the bi-directional control
channel to initiate the transactions. The Serializer will receive the command and generate
an I2C transaction on its local I2C bus. At the same time, the Serializer will capture the
response on the I2C bus and return the response on the forward channel link. The
Deserializer parses the response and passes the appropriate response to the Deserializer
I2C bus.
Note: The default settings for this EVK are shipped with a display mode configuration, but
this EVK also supports a camera mode. This mode is suitable for setups where a camera
is connected to the DS90UB903Q Serializer end and a host controller is connected to the
DS90UB904Q Deserializer end. The I2C Master would need to be connected to the
DS90UB904Q Deserializer end. A typical setup for camera mode is shown below:
DIN[20:0]
DOUT
+
-
-
SCL
SDA
PCLK
0xA0
GPO0 DS90UB903Q
GPO1
Serializer
GPO2
GPO3
VDDIO
1.8V
1.8V
PDB
RIN
10kΩ
10kΩ
0Ω
0Ω
(3.3V I/O)
ROUT[20:0]
PCLK
PDB
ID[x]
VDDIO
1.0kΩ
VDDIO
VDDIO
+
VDD18
VDD18
(3.3V I/O)
Camera
Module
1.8V 3.3V
VDDIO
1.8V 3.3V
DS90UB904Q
Deserializer
GPI0
GPI1
GPI2
GPI3
PASS
LOCK
ID[x]
VDDIO
VDDIO
1.0kΩ
SCL
SDA
MODE (M_S), RES0
0xB0
MCU/FPGA
Host
1.0kΩ
MODE (M_S)
BISTEN, RES0
1.0kΩ
SCL
SDA
SCL
SDA
0xC0
Figure 6. Example of DS90UB903Q/904Q in Camera Application
24
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Procedure – Camera Mode:
1) Connect the 1.8V and 3.3V power with +1.8V and +3.3V supplies accordingly. Keep
the power off.
2) Verify that all the jumper positions and switches are correctly set.
NOTE: For Camera Mode, the default settings for switch S1-M_S on S1 for the
DS90UB903Q Serializer and DS90UB904Q Deserializer boards must be reversed.
DS90UB903Q board: S1
DS90UB904Q board: S1
3) Connect the USB interface cable between P2 (DS90UB903Q board) connector and
J2 connector (DS90UB904Q board). Note that hot-plugging assertion of cable
between Serializer and Deserializer is not supported.
4) Set hardware configuration for DS90UB903Q Serializer and DS90UB904Q
Deserializer devices
a. Verify peripheral device (camera) address is set to 0xA0
b. Set to Camera mode: Serializer MODE (M_S) pin = L and Deserializer
MODE (M_S) pin = H
c. Set Serializer and Deserializer I2C slave address on ID[x] (CAD) pin:
iii. Serializer Rid=0ohm; Serializer I2C slave address is 0xB0
iv. Deserializer Rid=0ohm; Deserializer I2C slave address is 0xC0
5) Turn on the +1.8V and +3.3V power supplies
6) The DS90UB904Q Deserializer I2C slave is enabled to receive data directly from
the I2C Master Controller. I2C transfers are processed in a one byte basis. After
receiving one byte, the Deserializer slave will need to acknowledge (ACK) the
transfer to receive the next following byte. The Deserializer slave holds SCL low
(clock stretch) for the required period until an ACK (or NACK) is established and
then releases it. The Deserializer I2C slave acknowledges all the transfers
addressed to Deserializer, Serializer, or remote device.
7) Before initiating any I2C commands, the Deserializer needs to be programmed with
the target slave device addresses and Serializer device address. SER_DEV_ID
Register 0x07h sets the Serializer device address and SLAVE_x_MATCH/
SLAVE_x_INDEX registers 0x08h~0x17h set the remote target slave addresses. In
25
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
slave mode the address register is compared with the address byte sent by the I2C
master. If the addresses are equal to any of registers values, the I2C slave will
acknowledge and hold the bus to propagate the transaction to the target device
otherwise it returns no acknowledge.
8) Execute I2C instructions to write the following registers
a. Assign ID Match values for camera address on Deserializer
i. Write 0xA0 to Register 0x08 of Deserializer (0xC0)
ii. Write 0xA0 to Register 0x10 of Deserializer (0xC0)
b. Wake up the Serializer by programming the ‘Remote Wakeup’ Register on
the Deserializer
i. Write 0x04 to Register 0x01 of Deserializer (0xC0)
9) Verify that LOCK LED2 on the Deserializer board is lit; This indicates the chipset is
Locked
10) After initialization, the camera PCLK clock and input data can begin transmission to
the Serializer. The Serializer locks onto PCLK input (if present) otherwise the onchip oscillator (25 MHz) is used as the input clock source. Note the MCU controller
should monitor the LOCK pin and confirm LOCK = H before performing any I2C
communication across the link.
CTRL
I2C
Camera
0xA0
DS90UB903
DS90UB904
Serializer
Deserializer
0xB0
0xC0
Figure 7. Virtual device addressing from MCU/FPGA I2C controller
26
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
I2C Communication over Bi-directional Control Channel in
Camera Mode
This section provides instructions for a simple I2C Read/Write transaction over the bidirectional control channel validating the interface between the host and Deserializer to
Serializer.
1) Check the Deserializer SER DEV ID register 0x07 contents
2) The value entered in Deserializer register 0x07 sets the target Serializer device to
communicate with. Load the Serializer slave address register.
3) Host controller to load and transmit data byte to Serializer address 0xB0
4) For verification purposes Serializer register 0x13 General-purpose register will be
exercised for reading and writing data. Other Serializer registers can be
programmed to check internal functions; such as register 0x03 b[0] TRFB.
5) Host controller to load and transmit write transaction to register byte 0x13 = 0xFF.
Note default of register 0x13 = 0x00.
6) Host controller to read back Serializer 0xB0 register 0x13 = 0xFF
27
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Figure 7. Bi-directional Control Channel Flowchart in Camera Mode
28
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Troubleshooting Demo Setup
NOTE: The DS9UB903Q and DS9UB904Q are NOT USB compliant and should not be
plugged into a USB device nor should a USB device be plugged into the demo
boards.
If the demo boards are not performing properly, use the following as a guide for quick
solutions to potential problems. If the problem persists, please contact the local Sales
Representative for assistance.
QUICK CHECKS:
1. Check that Powers and Grounds are connected to both Serializer and Deserializer
boards.
2. Check the supply voltage (typical 1.8V) and also current draw with both Serializer and
Deserializer boards. The Serializer board should draw about 70mA with clock and all
data bits switching at 43 MHz. The Deserializer board should draw about 100mA with
clock and all data bits switching at 43 MHz.
3. Verify input clock and input data signals meet requirements (VIL, VIH, tset, thold), Also
verify that data is strobed on the selected rising/falling (RFB register) edge of the clock.
4. Check that the Jumpers and Switches are set correctly.
5. Check that the cable is properly connected.
TROUBLESHOOTING CHART
Problem…
There is only the output clock.
Solution…
Make sure the data is applied to the correct input pin.
There is no output data.
Make sure data is valid at the input.
No output data and clock.
Make sure Power is on. Input data and clock are
active and connected correctly.
Power, ground, input data and
input clock are connected
correctly, but no outputs.
Make sure that the cable is secured to both demo
boards.
Check the Power Down pins of both Serializer and
Deserializer boards to make sure that the devices are
enabled (PDB=Vdd) for operation.
The devices are pulling more
than 1A of current.
Check for shorts in the cables connecting the
Serializer and Deserializer boards.
After powering up the demo
boards, the power supply
reads less than 1.8V when it is
set to 1.8V.
Use a larger power supply that will provide enough
current for the demo boards, a 500mA minimum
power supply is recommended.
29
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Note: Please note that the following references are supplied only as a courtesy to our
valued customers. It is not intended to be an endorsement of any particular equipment or
supplier.
Cable References
The FPD-Link III interface cable included in the kit is a standard off-the-shelf high-speed
USB 2.0 with a 4-pin USB A type on one end and a 5-pin mini USB on the other end and is
included for demonstration purposes only.
NOTE: The DS9UB903Q and DS9UB904Q are NOT USB compliant and should not be
plugged into a USB device nor should a USB device be plugged into the demo
boards.
The inclusion of the USB cable in the kit is for:
1) Demonstrating the robustness of the FPD-Link III link over standard twisted pair data
cables.
2) Readily available and in different lengths without having custom cables made.
- For optimal performance, we recommend Shielded Twisted Pair (STP) 100ohm
differential impedance and 24 AWG (or larger diameter) cable for high-speed data
applications.
Leoni Dacar 538 series cable:
www.leoni-automotive-cables.com
Rosenberger HSD connector:
www.rosenberger.de/en/Products/35_Automotive_HSD.php
Equipment References
Corelis CAS-1000-I2C/E I2C Bus Analyzer and Exerciser Products:
www.corelis.com/products/I2C-Analyzer.htm
30
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Appendix
Serializer and Deserializer Demo PCB Schematics:
31
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
32
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
33
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
34
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
35
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
36
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
37
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
38
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
39
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
BOM (Bill of Materials) Serializer Demo PCB:
DS90UB903 Tx Demo Board - Board Stackup Revised: Tuesday, July 27, 2010
DS90UB903 Tx Demo Board
Revision: 1A
Bill Of Materials
Item
Quantity Reference
Part
______________________________________________
40
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
2
6
2
6
2
2
2
5
4
6
1
5
1
2
1
2
1
1
1
1
1
21
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
1
4
1
4
1
1
2
2
5
2
1
1
1
2
1
2
2
1
C1,C2
C3,C10,C15,C18,C21,C26
C5,C4
C6,C12,C17,C20,C23,C31
C27,C7
C28,C8
C9,C29
C11,C16,C19,C22,C30
C13,C14,C24,C25
JP1,JP2,JP3,JP4,JP9,JP12
JP5
JP6,JP7,JP8,JP10,JP11
J1
J3,J2
J4
J5,J6
J7
J8
P1
P2
P3
R1,R2,R3,R4,R5,R6,R7,R8,
R9,R10,R11,R12,R13,R14,
R15,R16,R17,R18,R19,R20,
R21
R22
R23,R24,R25,R26
R27
R28,R29,R30,R31
R32
R33
R34,R35
R36,R37
R38,R40,R41,R43,R45
R42,R39
R44
S1
U1
U2,U3
VR1
VR2,VR3
X2,X1
Y1
SERDESUB-21USB User’s Guide
PCB Footprint
0.1uF
22uF
100pF
0.1uF
22uF
2.2uF
0.1uF
0.01uF
10uF_open
2-Pin Header
2X10-Pin Header, open
3-Pin Header
HEADER 22X2
SMA_open
IDC1X4
BANANA
2x4 pin Jumper_open
CONN JACK PWR_open
HSD_2X2_open
USB A_open
mini USB 5pin_open
49.9ohm_open
CAP/HDC-0603
CAP/EIA-B 3528-21
CAP/HDC-0201
CAP/HDC-0603
CAP/N
3528-21_EIA
CAP/HDC-1206
CAP/HDC-0603
CAP/B
Header/2P
Header/2X10P
Header/3P
2x22 0.1"
Edge mount
IDC-1x4
CON/BANANA-S
IDC_2x4
3-terminal thru hole power jack
CON/HSD-4P
USB_TYPE_A_4P
mini_B_USB_surface_mount
RES/HDC-0201
49.9ohm_open
0 ohm_open
0 Ohm,0402_open
10K
100K_open
0 Ohm,0402
1.0K
1K Ohm,0402_open
FB 1000 Ohm,0402
82.5ohm_open
100ohm_open
SW DIP-3
DS90UB903Q
LM1117IMP-ADJ/SOT223_open
SVR100K
SVR100_open
TP_0402
OSC4/SM
RES/HDC-0805
RES/HDC-0201
RES/HDC-0402
RES/HDC-0603
RES/HDC-0603
RES/HDC-0402
RES/HDC-0603
RES/HDC-0402
RES/HDC-0402
RES/HDC-0603
RES/HDC-0603
DIP-3
40ld LLP
SOT223
Surface Mount
Surface Mount
TP/0402
4 PIN SMT
SNLU101 – April 2012
BOM (Bill of Materials) Deserializer Demo PCB:
DS90UB904 Rx Demo Board - Board Stackup Revised: Tuesday, July 27, 2010
DS90UB904 Rx Demo Board
Revision: 1A
Bill Of Materials
Item
Quantity Reference
Part
______________________________________________
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
41
4 C1,C2,C4,C5
1 C3
7 C6,C33,C39,C44,C47,C50,
C55
2 C8,C7
24 C9,C10,C11,C12,C13,C14,
C15,C16,C17,C18,C19,C20,
C21,C22,C23,C24,C25,C26,
C27,C28,C29,C30,C31,C32
6 C34,C40,C45,C48,C51,C59
6 C35,C41,C46,C49,C52,C60
2 C56,C36
2 C57,C37
2 C38,C58
4 C42,C43,C53,C54
1 JP1
4 JP2,JP3,JP4,JP12
2 JP13,JP5
4 JP6,JP7,JP8,JP9
2 JP11,JP10
1 J1
1 J2
2 J4,J3
1 J5
1 J6
1 J7
2 J8,J9
1 J10
1 J11
1 LED1
1 LED2
1 P1
2 R1,R2
2 R3,R4
2 R5,R6
2 R7,R8
1 R9
5 R10,R11,R12,R13,R14
1 R15
1 R16
2 R17,R18
6 R19,R21,R22,R23,R25,R27
2 R20,R24
1 R26
1 S1
1 U1
2 U2,U3
1 VR1
2 VR2,VR3
2 X2,X1
SERDESUB-21USB User’s Guide
PCB Footprint
0.1uF
0.1uF_open
22uF
CAP/HDC-0603
CAP/HDC-0402
CAP/EIA-B 3528-21
100pF
open0402
CAP/HDC-0201
CAP/HDC-0402
0.01uF
0.1uF
22uF
2.2uF
0.1uF
10uF_open
2X10-Pin Header, open
3-Pin Header
2-Pin Header
3-Pin Header
2-Pin Header_open
HSD_2X2_open
mini USB 5pin
SMA_open
mini USB 5pin_open
IDC1X4
HEADER 22X2
BANANA
2x4 pin Jumper_open
CONN JACK PWR_open
0402_orange_LED
0603_green_LED
USB A_open
0 ohm_open
1K Ohm,0402_open
0 ohm
49.9ohm_open
0 Ohm,0402_open
10K
100K_open
0 Ohm,0402
1.0K
FB 1000 Ohm,0402
82.5ohm
100ohm_open
SW DIP-4
DS90UB904Q
LM1117IMP-ADJ/SOT223_open
SVR100K
SVR100_open
TP_0402
CAP/HDC-0603
CAP/HDC-0603
CAP/N
3528-21_EIA
CAP/HDC-1206
CAP/B
Header/2X10P
Header/3P
Header/2P
Header/3P
Header/2P
CON/HSD-4P
mini_B_USB_surface_mount
Edge mount
mini_B_USB_surface_mount
IDC-1x4
2x22 0.1"
CON/BANANA-S
IDC_2x4
3-terminal thru hole power jack
402
0603 (Super Thin)
USB_TYPE_A_4P
RES/HDC-0201
RES/HDC-0402
RES/HDC-0201
RES/HDC-0201
RES/HDC-0402
RES/HDC-0603
RES/HDC-0603
RES/HDC-0402
RES/HDC-0603
RES/HDC-0402
RES/HDC-0603
RES/HDC-0603
DIP-10
48ld LLP
SOT223
Surface Mount
Surface Mount
TP/0402
SNLU101 – April 2012
Serializer (Tx) Demo PCB Layout:
42
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
43
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
44
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Serializer (Tx) Demo PCB Stackup:
45
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Deserializer (Rx) Demo PCB Layout:
46
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
47
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
48
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
Deserializer (Rx) Demo PCB Stackup:
49
SERDESUB-21USB User’s Guide
SNLU101 – April 2012
FCC Warning
This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION
PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general customer use. It generates, uses, and can
radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC
rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other
environments may cause interference with radio communications, in which case the user at his own expense will be required to take
whatever measures may be required to correct this interference.
EVALUATION BOARD/KIT IMPORTANT NOTICE
Texas Instruments (TI) provides the enclosed product(s) under the following conditions:
This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES
ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have
electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be
complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and
environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This
evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted
substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or
other related directives.
Should this evaluation board/kit not meet the specifications indicated in the User’s Guide, the board/kit may be returned within 30 days
from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO
BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY
OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.
The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all
claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user’s responsibility to take
any and all appropriate precautions with regard to electrostatic discharge.
EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR
ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.
TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.
TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents
or services described herein.
Please read the User’s Guide and, specifically, the Warnings and Restrictions notice in the User’s Guide prior to handling the product.
This notice contains important safety information about temperatures and voltages. For additional information on TI’s environmental
and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.
No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or
combination in which such TI products or services might be or are used.
EVM WARNINGS AND RESTRICTIONS
It is important to operate this EVM within the input voltage range specified in datasheet.
Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions
concerning the input range, please contact a TI field representative prior to connecting the input power.
Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM.
Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification,
please contact a TI field representative.
During normal operation, some circuit components may have case temperatures greater than 85° C. The EVM is designed to operate
properly with certain components above 60° C as long as the input and output ranges are maintained. These components include but
are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be
identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during
operation, please be aware that these devices may be very warm to the touch.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
NOTES
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to
discontinue any product or service without notice. Customers should obtain the latest relevant information
before placing orders and should verify that such information is current and complete. All products are sold
subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent
TI deems necessary to support this warranty. Except where mandated by government requirements, testing
of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible
for their products and applications using TI components. To minimize the risks associated with customer
products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent
right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine,
or process in which TI products or services are used. Information published by TI regarding third-party
products or services does not constitute a license from TI to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or
other intellectual property of the third party, or a license from TI under the patents or other intellectual
property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction
is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices.
Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not
responsible or liable for such altered documentation. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any
implied warranties for the associated TI product or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of
the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the
parties have executed an agreement specifically governing such use. Buyers represent that they have all
necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and
agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning
their products and any use of TI products in such safety-critical applications, notwithstanding any
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify
TI and its representatives against any damages arising out of the use of TI products in such safety-critical
applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments
unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only
products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that
any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and
that they are solely responsible for compliance with all legal and regulatory requirements in connection with
such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the
specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers
acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not
be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Amplifiers
Data Converters
DSP
Interface
Logic
Power Mgmt
Microcontrollers
RFID
Low Power
Wireless
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
interface.ti.com
logic.ti.com
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/lpw
Applications
Audio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video & Imaging
Wireless
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising