FSA880 / FSA881 – USB Port 2:1 Switch with

FSA880 / FSA881 – USB Port 2:1 Switch with
FSA880 / FSA881 – USB Port 2:1 Switch with Accessory
and Charger Detection
Features
Description
Switch Type
2:1 USB
Automatic switching with Available
Switch Mechanism
Interrupt
USB Data Cable
Chargers (CDP, DCP, Travel Adapter,
Accessory Detection
Car Kit-CEA-936-A)
Factory-Mode Cables
USB
FS and HS 2.0 Compliant
Battery Charging 1.1 Compliant
USB Charging
Charger Detect, DCD, OVT (28 V)
UART
RxD and TxD
VBAT
3.0 to 4.4 V
2
Programmability
IC
ESD
15kV IEC 61000-4-2 Air Gap
Operating
-40°C to 85°C
Temperature
16-Lead UMLP
Package
1.8x2.6x0.55 mm, 0.4 mm Pitch
FSA880 – Active LOW
JIG Option
FSA881 – Active HIGH
FSA880UMX
Ordering Information
FSA881UMX
The FSA88x is a high-performance switch featuring
automatic switching and accessory detection for a USB port.
The FSA88x allows sharing of a common USB port to pass
USB data, as well as factory programmability. In addition,
the FSA88x integrates accessory detection of devices such
as USB chargers and factory data cables. The FSA88x can
be programmed for manual switching or automatic switching
of data paths. VBUS_IN has 28 V over-voltage tolerance.
The difference between the FSA880 and the FSA881 is that
FSA880 JIG output is an open-drain, active-LOW output,
while FSA881 JIG is an active-HIGH, CMOS output.
Applications


Cellular Phones, Smart Phones
MP3 and PMP
Related Resources

FSA880 / FSA881 Demonstration Board
Typical Application
USB Data
USB CHARGING
FACTORY TEST
OVT
PROTECTION
FSA88x
FSA9280A
Figure 1.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
Mobile Phone Example
www.fairchildsemi.com
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
August 2014
Part Number
Operating Temperature Range
Top Mark
Package
FSA880UMX
-40 to +85°C
KU
16-Lead, Ultrathin Molded Leadless Package (UMLP),
1.8 mm x 2.6 mm x 0.55 mm, 0.4 mm Pitch
FSA881UMX
-40 to +85°C
KX
16-Lead, Ultrathin Molded Leadless Package (UMLP),
1.8 mm x 2.6 mm x 0.55 mm, 0.4 mm Pitch
Block Diagram
FSA880
V BAT
Phone
Power
V BUS_IN
Detection
28V OVT
V DDIO
HS USB
or UART
HS USB
Interrupt
I2C
Baseband
Processor
DM_HOST
DP_HOST
2:1
MUX
V DDIO
100kΩ
JIG
BOOT
ID_CON
Charger
Detect BC1.1
Switch
Control
and
I2C
Slave
GND
Float
Detect
ADC ID
Detect
Figure 2.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
DM_CON
DP_CON
DM_HOST1
DP_HOST1
INTB
I2C_SCL
I2C_SDA
USB Port
Block Diagram
www.fairchildsemi.com
2
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
Ordering Information
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
Pin Configuration
ID_CON DP_CON DM_CON VBUS_IN
16
DM_HOST
15
14
1
13
12
GND
DP_HOST
2
11
I2C_SDA
DM_HOST1
3
10
I2C_SCL
DP_HOST1
4
9
INTB
5
6
7
8
VBAT
BOOT
JIG
VDDIO
Figure 3.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
Pin Assignment (Through View)
www.fairchildsemi.com
3
Name
Pin #
Type
Default
State
Description
USB/UART Interface
DP_HOST
2
Signal Path
Open
D+ signal switch path, dedicated USB port to be connected to the
resident USB / UART on the phone. Default port for all USB
accessories and USB factory modes.
DM_HOST
1
Signal Path
Open
D- signal switch path, dedicated USB port to be connected to the
resident USB / UART on the phone. Default port for all USB
accessories and USB factory modes.
VBUS_IN
13
Input
N/A
Input voltage supply pin to be connected to the VBUS pin of the USB
connector
USB/UART Interface 1
DM_HOST1
3
Signal Path
Open
D- signal switch path, dedicated USB port to be connected to the
secondary resident USB / UART on the phone. Default port for UART
factory modes.
DP_HOST1
4
Signal Path
Open
D+ signal switch path, dedicated USB port to be connected to the
secondary resident USB / UART on the phone. Default port for UART
factory modes.
Connector Interface
GND
12
Ground
N/A
Ground
ID_CON
16
Signal Path
Open
Connected to the USB connector ID pin and used for detecting
accessories
DP_CON
15
Signal Path
Open
Connected to the USB connector D+ pin; depending on the signaling
mode, this pin can be switched to DP_HOST or RxD_HOST pins.
DM_CON
14
Signal Path
Open
Connected to the USB connector D- pin; depending on the signaling
mode, this pin can switched to DM_HOST or TxD_HOST pins.
VDDIO
8
Power
N/A
Input baseband interface I/O supply pin
VBAT
5
Power
N/A
Input voltage supply pin to be connected to the mobile phone battery
output or to an internal regulator on the phone
JIG
7
FSA880:
Open-Drain
Output
FSA881:
CMOS
Output
FSA880:Hi-Z
FSA881:
LOW
Output control signal and used by the processor for factory test modes
FSA880: Active LOW open-drain output
FSA881: Active HIGH CMOS output
BOOT
6
CMOS
Output
LOW
Output control signal and used by the processor for factory test modes
I2C_SCL
10
Input
Hi-Z
I C serial clock signal to be connected to the phone-based I C master
I2C_SDA
11
Open-Drain
I/O
Hi-Z
I C serial data signal to be connected to the phone-based I C master
INTB
9
CMOS
Output
LOW
Interrupt active LOW output used to prompt the phone baseband
2
processor to read the I C register bits, indicate a change in ID_CON
pin status or accessories’ attach status
Power Interface
Factory Interface
2
I C Interface
2
2
2
2
Note:
1. LOW = VOL or VIL; HIGH = VOH or VIH.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
4
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
Pin Descriptions
Functionality
The FSA88x is USB port accessory detector and switch with
integrated 28 V over-voltage tolerance. Fully controlled using
2
I C, FSA88x enables high-speed USB 2.0 Standard
Downstream Port (SDP), USB Charging Downstream Port
(CDP) battery charger, USB Dedicated Charging Port (DCP)
charger data cables to use a common connector micro or
mini USB 2.0 port. Factory-mode cables can be detected
and switched to use either the UART or USB data path. The
FSA88x can be programmed for manual switching or
automatic switching of data paths.
Flow Diagram
Power-up &
Reset
The architecture uses ID pin detection for convenient factory
testing. Figure 9 - Figure 13 show the FSA88x passing the
USB eye compliance test with ample margin.
1.1.
Functional Overview
The FSA88x is designed for minimal software requirements
for proper operation. The flow diagram in Figure 4 walks
through the fundamental steps of operation and contains
references to more detailed information.
State
Datasheet
Section
Power-Up & Reset
Section 2
Applies power to the device and resets state
of the device
Section 3
Communication with device through I C
Configuration
Section 4
Configures the device using I C and the
internal registers (which can be bypassed
during power-up)
Detection
Section 5
Manages accessory detection, including
attachment and detachment
Processor
Communication
Section 6
How the detection of the accessory is
indicated to the processor
Switch
Configuration
Section 7
Configuration of switches based on detection
Active Signal
Section 8
Signal performance of selected configuration
2
IC
Description
2
2
I2C
Configuration
Accessory
Plug-in
Detection
Processor
Communication
Switch
Configuration
Active Signals
Accessory
Detached
Figure 4.
Basic Operation Flow
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
5
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
1.
Power-Up & Reset
The FSA88x does not need special power sequencing for
correct operation. The main power is provided by VBAT only.
2
VDDIO is only used for I C interface and interrupt processing.
Table 1 summarizes the enabled features of each power
state. The valid voltages levels for each power supply can be
found in Section 9.
Table 1. Power States Summary
Enabled Functionality
Valid
VBUS_IN
Valid
(1)
VDDIO
Valid VBAT
Power State
X
N
X
N
N
Power Down
NO
Not Typical
Illegal State
X
Y
N
Powered from VBAT
NO
YES
X
Y
Y
Powered from VBAT
YES
YES
(2)
Y
Processor
Communication
2
(I C & Interrupts)
Detection
Notes:
1. VDDIO is expected to be the same supply used by the baseband I/Os.
2. Typically VDDIO is only present when VBAT is valid.
3. X = Don’t care.
2.1.
Reset
2.1.1. Hardware Reset
Power-on reset is caused by the initial rising edge of VBAT
When the device is reset, all the registers are initialized to
the default values shown in Section 9.9 and all switch paths
are open. After reset or power up, FSA88x enters Standby
Mode and is ready to detect accessories sensed on its
VBUS_IN and / or ID_CON pins.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
2.1.2. Software Reset
The device can be reset through software by writing to the
Reset bit in the Register (1BH).
www.fairchildsemi.com
6
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
2.
I2C
2
The FSA88x integrates a full fast-mode I C slave controller
2
compliant with the I C specification version 2.1. The FSA88x
2
I C interface runs up to 400 kHz.
The slave address is shown in Table 2. Status information
2
and configuration occurs via the I C interface. Please see
Table 7 for more information.
2
Table 2. I C Slave Address
Name
Size (Bits)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Slave Address
8
0
1
0
0
1
0
1
Read / Write
8bits
S
Slave
Address
Note:
WR
A
8bits
8bits
Register
Address K
Write
Data
A
A
8bits
A
Write Data
K+N-1
A
P
8bits
2
I C Write Sequence
8bits
8bits
S Slave Address WR A Register Address K A S Slave Address RD A
Register address to Read specified
Note:
Read Data K
A Read Data K+1 A Read Data K+N-1 NA P
Single or multi byte read executed from current register location (Single Byte read is
initiated by Master with NA immediately following first data byte)
If Register is not specified Master will begin read from current register. In this case only sequence showing in Red
bracket is needed
Figure 6.
From Master to Slave
From Slave to Master
S
A
2
I C Read Sequence
NA NOT Acknowledge (SDA High)
WR Write=0
Start Condition
Acknowledge (SDA Low)
RD
P
Read =1
Stop Condition
Configuration
a.
FSA88x requires minimal configuration for proper detection
and reporting. The following steps provide full configuration.
1.
A
Write
Data
K+2
Single-byte write is initiated by Master with P immediately following first data byte.
Figure 5.
4.
Write
Data
K+1
2.
Write Control register (02h) to configure manual or
automatic switching modes.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
If using manual switching modes, write Manual SW
1 register (13h) to configure switches.
Write Control register (02h) to clear INT Mask bit.
This enables interrupts to the baseband.
www.fairchildsemi.com
7
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
3.
Detection
The FSA88x monitors both VBUS_IN and ID_CON to detect
accessories. The ID_CON detection is a “resistive detection”
that reads the resistance to GND on the ID_CON pin to
determine the accessory attached. Table 3 shows the
assignment of accessories based on resistor values.
FSA88x can also detect accessories with ID resistances
outside the specified ranges. The FSA88x detects these
unknown accessories in the same manner as the defined
accessories and interrupts the baseband processor and
provides the correct ADC value, as shown in Table 3.
Table 3. ID_CON Accessory Detection
ADC Code
Equivalent RID
Description
4
3
2
1
0
Min.
Target
Max.
1
0
1
0
1
117.4 kΩ
121 kΩ
124.6 kΩ
Unknown Accessory
1
0
1
1
0
145.5 kΩ
150 kΩ
154.5 kΩ
Unknown Accessory
(4)
1
0
1
1
1
176.4 kΩ
206 kΩ
Travel Adapter (TA) or Car Kit Type 1 Charger
1
1
0
0
0
247.3 kΩ
255 kΩ
262.7 kΩ
Factory Mode Boot OFF-USB
1
1
0
0
1
291.9 kΩ
301 kΩ
310.1 kΩ
Factory Mode Boot ON-USB
1
1
0
1
0
354 kΩ
1
1
0
1
1
428.7 kΩ
1
1
1
0
0
507.3 kΩ
1
1
1
0
1
1
1
1
1
0
Not ‘h1F or any code above
200 kΩ
375.9 kΩ
Unknown Accessory
455.3 kΩ
Unknown Accessory
523 kΩ
538.7 kΩ
Factory Mode Boot OFF-UART
600.4 kΩ
619 kΩ
637.6 kΩ
Factory Mode Boot ON-UART
750 kΩ
1000 kΩ
1030 kΩ
Unknown Accessory
3 MΩ
365 kΩ
(4)
442 kΩ
None of the above ranges
Unknown Accessory
Note:
4. These accessories need VBUS to be valid in order to be detected since they are charger accessories.
5.1.
Factory Cable Detection
Factory modes are initiated with the attachment of special
test hardware, called a “JIG box” for factory testing. The
FSA88x automatically configures switch paths to any of the
factory-mode accessories when the appropriate resistor is
sensed on the ID_CON pin. A change of resistor on the
ID_CON pin dynamically switches between factory modes
and auto-configures the appropriate switch paths without
detaching and attaching the cable.
and the JIG and BOOT logic states are listed in Table 4. The
FSA88x allows both HS USB and FS USB in addition to
UART signals to be passed on both ports with matched
performance. This allows greater flexibility when designing
with the FSA88x.
JIG output signals when a factory mode accessory is plugged
in and BOOT output signals the mobile phone to boot up. The
switch paths for factory modes are shown in Table 4.
The different factory mode accessories with the associated
resistor values (1% standard resistors) on the ID_CON pin
Table 4. ID_CON Factory Cable Detection
ID_CON
DP_CON
DM_CON
Factory Mode Boot_On
Jig: UART
Boot_Off
DP_HOST1
DM_HOST1
600kΩ
619kΩ
637kΩ
HIGH
LOW
HIGH
DP_HOST1
DM_HOST1
507kΩ
523kΩ
538kΩ
LOW
LOW
HIGH
Factory Mode Boot_On
Jig: USB
Boot_Off
DP_Host
DM_Host
292kΩ
301kΩ
310kΩ
HIGH
LOW
HIGH
DP_Host
DM_Host
247kΩ
255kΩ
262kΩ
LOW
LOW
HIGH
The FSA88x detection algorithms monitor both the VBUS and
ID pins of the USB interface. Based on the detection results,
multiple registers are updated and the INTB pin is asserted
to indicate to the baseband processor that an accessory was
detected and to read the registers for the complete
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
BOOT
FSA880 FSA881
JIG
JIG
Configuration Type
information. The detection algorithm allows the application to
control the timing of the detection algorithm and the
configuration of the internal switches. The flow diagram in
Figure 7 shows the operation of the detection algorithm.
www.fairchildsemi.com
8
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
5.
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
Factory JIG Box
Attached
FSA880 Detects
Attachment
FSA880 Writes
Device Register
and Asserts JIG
NO
VDDIO
HIGH?
YES
INTB Asserted and
Switch Paths AutoConfigured
µP Reads Interrupt
Registers
FSA880 Enters
Standby
YES
NO
ID Float >70ms
YES
NO
Exit Factory Mode
Accessory Flow
NO
ID Change?
YES
Rid=Factory
Mode
Figure 7.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
Factory Cable Detection Flow Chart (FSA880)
www.fairchildsemi.com
9
USB Port Detection
The multiple types of USB 2.0 ports the FSA88x can detect are summarized in Table 5.
Table 5. ID_CON and VBUS Detection Table for USB Devices
VBUS_IN
DP_CON
DM_CON
5V
Not Checked
5V
5V
ID_CON resistance to GND
Accessory Detected
(5)
Min.
Typ.
Max.
Not Checked
174.6 kΩ
200 kΩ
206 kΩ
TA (travel adapter) Charger (180 kΩ) and
(6)
Car Kit Charger Type 1 only (200 kΩ)
Shorted to
DM_CON
Shorted to
DP_CON
3 MΩ
Open
Open
USB Dedicated Charging Port, Travel
(6)
Adapter or Dedicated Charger (DCP)
DP_HOST
DM_HOST
3 MΩ
Open
Open
USB Charging Downstream Port (CDP)
(6)
(6)
5V
DP_HOST
DM_HOST
3 MΩ
Open
Open
USB Standard Downstream Port (SDP)
Notes:
5. The accessory type is reported in the Device Type 1 (0Ah) register for each valid accessory detected.
6. The FSA88x follows the Battery Charging 1.1 specification, which uses DP_CON and DM_CON to determine the USB
accessory attached. Refer to Battery Charging 1.1 specification for further details.
For SDP and CDP USB accessories, the following pin mapping is automatically configured:
 DP_HOST = DP_CON
 DM_HOST = DM_CON
For DCP charger, the DP_HOST and DM_HOST switches are open. For all USB accessories VBUS_IN is Over-Voltage
Tolerance (OVT) up to 28 V.
6.
Processor Communication
Typical communication steps between the processor and the
FSA88x during accessory detection are:
a. Device Type 1 (0Ah): Indicates which USB, Car Kit
CDP, or DCP accessory was detected.
1.
INTB is asserted LOW, indicating change in accessory
detection.
b. Device Type 2 (0Bh): Indicates which factory mode or
unknown accessory was detected.
2.
Processor reads Interrupt 1 (03h) register to determine if
an attach or detach event was detected.
3.
Processor reads Status registers to determine the exact
accessory detected.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
10
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
5.2.
Switch Configuration
FSA88x devices have two modes of operation when
configuring the internal switches. The FSA88x can autoconfigure the switches or the switches can be configured
7.1.
manually by the processor. Typical applications use AutoConfiguration Mode and do not require interaction with the
baseband to configure the switches correctly.
Configurations
FSA880
VBAT
Phone
Power
HS USB
or UART
USB Accessories and
Factory Cables:
DP_CON=DP_HOST
DM_CON=DM_HOST
HS USB
Interrupt
I2C
Baseband
Processor
VBUS_IN
Detection
28V OVT
VDDIO
DM_HOST
DP_HOST
2:1
MUX
ID_CON
Charger
Detect BC1.1
INTB
I2C_SCL
I2C_SDA
Switch
Control
and
I2C
Slave
VDDIO
100k
W
JIG
BOOT
ADC ID
Detect
VBAT
UART Factory
Cables:
DP_CON=DP_HOST1
DM_CON=DM_HOST1
HS USB
Interrupt
I2C
Baseband
Processor
DM_HOST
DP_HOST
2:1
MUX
DM_CON
DP_CON
DM_HOST1
DP_HOST1
ID_CON
Charger
Detect BC1.1
INTB
I2C_SCL
I2C_SDA
Switch
Control
and
I2C
Slave
VDDIO
100k
W
JIG
BOOT
7.2.
USB Port
VBUS_IN
Detection
28V OVT
VDDIO
Figure 8.
GND
Float
Detect
FSA880
HS USB
or UART
DM_CON
DP_CON
DM_HOST1
DP_HOST1
Phone
Power
USB Port
GND
Float
Detect
ADC ID
Detect
Switch Configurations
Manual Switching
Manual switching is enabled by writing the following registers:


Manual Switch 1 (13h): Configures the switches for DM_CON, and DP_CON.
Manual Switch 2 (14h): Configures the BOOT, and JIG pins.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
11
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
7.
Active Signal Performance
8.1.
HS USB Data
8.1.1.
DP_HOST/DM_HOST
Figure 9.
8.1.2.
Pass Through Eye Compliance Testing
Input Signal
Figure 10.
USB 2.0 Eye Compliance Test Results
at Output
Figure 12.
USB 2.0 Eye Compliance Test Results
at Output
DP_HOST1/DM_HOST1
Figure 11.
Pass-Through Eye Compliance Testing
Input Signal
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
12
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
8.
Full-Speed USB
8.2.1.
DP_HOST/DM_HOST
8.2.2.
Figure 13.
USB FS Eye Compliance Testing
Figure 14.
USB FS Eye Compliance Testing
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
8.2.
DP_HOST1/DM_HOST1
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
13
Product Specifications
9.1.
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable
above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition,
extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute
maximum ratings are stress ratings only.
Symbol
VBAT
VBUS_IN
VSW
Parameter
Min.
Max.
Unit
Supply Voltage from Battery
-0.5
6.0
V
Supply Voltage from USB Connector
-0.5
28.0
V
USB
-1.0
6.0
UART
-1.0
6.0
Switch I/O Voltage
IIK
Input Clamp Diode Current
ISW
Switch I/O Current (Continuous)
ISWPEAK
TSTG
-50
mA
USB at TA=85°C
25
UART at TA=85°C
12
Peak Switch Current (Pulsed at 1ms Duration, <10% Duty Cycle)
Storage Temperature Range
-65
V
mA
150
mA
+150
°C
TJ
Maximum Junction Temperature
+150
°C
TL
Lead Temperature (Soldering, 10 Seconds)
+260
°C
15
Contact
8
Human Body Model, JEDEC JESD22-A114
All Pins
4
Charged Device Model, JEDEC JESD22-C101
All Pins
2
ESD
9.2.
USB Connector Pins
(DP_CON, DM_CON,
VBUS_IN, ID_CON) to GND
Air Gap
IEC 61000-4-2 System ESD
kV
Recommended Operating Conditions
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating
conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend
exceeding them or designing to Absolute Maximum Ratings.
Symbol
VBAT
Parameter
Min.
Typ.
Max.
Unit
Battery Supply Voltage
3.0
4.4
V
VBUSIN
VBUS_IN Voltage
4.0
5.5
V
VDDIO
Processor Supply Voltage
V
VSW
IDCAP
TA
Switch I/O Voltage
1.8
3.6
USB Path Active
0
3.6
UART Path Active
0
3.6
Capacitive Load on ID_CON Pin for Reliable Accessory Detection
Operating Temperature
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
-40
V
1.0
nF
+85
ºC
www.fairchildsemi.com
14
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
9.
Switch Path DC Electrical Characteristics
All typical values are at TA=25°C unless otherwise specified.
Symbol
Parameter
VBAT (V)
Conditions
TA = -40 to +85°C
Min.
Typ.
Max.
Unit
Host Interface Pins (BOOT, JIG, INTB)
VOH
Output High Voltage (FSA881 JIG
Output)
3.0 to 4.4 IOH=-2 mA
0.8•VBAT
V
VOH
Output High Voltage (just BOOT &
(7)
INTB Outputs)
3.0 to 4.4 IOH=-2 mA
0.7•VDDIO
V
VOL
Output Low Voltage (INTB, JIG &
BOOT Outputs)
3.0 to 4.4 IOL=3 mA
0.4
V
0.3•VDDIO
V
2
I C Interface Pins – Fast Mode (I2C_SDA, I2C_SCL)
VIL
Low-Level Input Voltage
3.0 to 4.4
VIH
High-Level Input Voltage
3.0 to 4.4
0.7•VDDIO
V
VDDIO>2 V
0.05 VDDIO
V
VDDIO<2 V
0.1 VDDIO
V
VHYS
Hysteresis of Schmitt Trigger Inputs 3.0 to 4.4
VOL1
Low-Level Output Voltage at 3 mA
Sink Current (Open-Drain)
3.0 to 4.4
Input Current of I2C_SDA and
I2C_SCL Pins
Input Voltage 0.26 V to
3.0 to 4.4
2.34 V
II2C
VDDIO>2 V
0.4
VDDIO<2 V
0.2•VDDIO
V
10
µA
10
µA
0.100
µA
-10
Switch OFF Characteristics
IOFF
Power-Off Leakage Current
0
All Data Ports VSW=0 V to
4.4 V
INO(OFF)
Off Leakage Current
VBAT=4.4 V; I/O
3.0 to 4.4 Pins=0.3 V, 4.1 V, or
Floating
IIDSHRT
Short-Circuit Current
3.0 to 4.4
-0.100
Current Limit if
ID_CON=0 V
0.001
1
mA
USB Switch ON Path
RONUSB
(8)
USB Switch On Resistance
3.0 to 4.4
VD+/D-=0 V, 0.4 V; ION=8 mA
8
10
Ω
VSW=0 V, 3.6 V; ION=30 mA
25
30
Ω
VBUS Path
VBUSIN
RBUS
VBUS_IN Valid Threshold
0.8
VBUS_IN Resistance to GND
4.0
3
V
MΩ
UART Switch ON Paths
VASR_UART Analog Signal Range
RONUART UART Switch On Resistance
3.0 to 4.4
0
3.6
V
VD+/D-=0 V, 0.4 V; ION=8 mA
8
10
VSW=0 V, 3.6 V; ION=30 mA
25
30
No Accessory, Static
3.0 to 4.4 Current During Standby
Mode
15
25
µA
With non-Factory Mode
Accessories Attached
30
40
µA
With Factory Mode
(9)
Accessories Attached
100
120
µA
3.0 to 4.4
Ω
Total Current Consumption
ICCSL
ICCSLWA
Battery Supply Standby Mode
Current (No Accessory Attached)
Battery Supply Standby Mode
(7)
Current with Accessory Attached
3.0 to 4.4
Notes:
7. Limits based on electrical characterization data.
8. On resistance is the voltage drop between the two terminals at the indicated current through the switch.
9. Factory mode accessories leave the detection circuitry active after attach to allow detection of ID changes without an attach.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
15
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
9.3.
Capacitance
Symbol
CON
CI
Parameter
VBAT (V)
DP_CON, DM_CON On Capacitance
3.8
Capacitance for Each I/O Pin
3.8
Conditions
TA = -40 to +85°C
Min.
Typ.
VBIAS=0.2 V, f=1 MHz
Max.
Unit
6
pF
5
pF
I2C DC Electrical Characteristics
9.5.
Symbol
Parameter
VBAT (V)
Conditions
TA = -40 to +85°C
Min.
Max.
Unit
Fast Mode (I2C_SDA, I2C_SCL)
VIL
Low-Level Input Voltage
3.0 to 4.4
VIH
High-Level Input Voltage
3.0 to 4.4
Vhys
Hysteresis of Schmitt Trigger Inputs
3.0 to 4.4
VOL1
Ii2C
Low-Level Output Voltage at 3 mA
Sink Current (Open-Drain)
3.0 to 4.4
Input Current of I2C_SDA and
I2C_SCL Pins
3.0 to 4.4
0.3•VDDIO
V
0.7•VDDIO
V
VDDIO>2 V
0.05 VDDIO
V
VDDIO<2 V
0.1 VDDIO
V
VDDIO>2 V
0.4
VDDIO<2 V
0.2•VDDIO
V
10
µA
Input Voltage 0.26 V to
2.34 V
-10
I2C AC Electrical Characteristics
9.6.
Symbol
fSCL
tHD;STA
tLOW
tHIGH
Fast Mode
Parameter
I2C_SCL Clock Frequency
Min.
Max.
0
400
Unit
kHz
Hold Time (Repeated) START Condition
0.6
µs
LOW Period of I2C_SCL Clock
1.3
µs
HIGH Period of I2C_SCL Clock
0.6
µs
tSU;STA
Set-up Time for Repeated START Condition
0.6
µs
tHD;DAT
Data Hold Time
tSU;DAT
0
(10)
Data Set-up Time
100
(10,11)
tr
Rise Time of I2C_SDA and I2C_SCL Signals
tf
Fall Time of I2C_SDA and I2C_SCL Signals
tSU;STO
0.9
(10,11)
µs
ns
20+0.1Cb
300
ns
20+0.1Cb
300
ns
Set-up Time for STOP Condition
0.6
tBUF
BUS-Free Time between STOP and START Conditions
1.3
tSP
Pulse Width of Spikes that Must Be Suppressed by the Input Filter
0
µs
µs
50
ns
Notes:
2
®
2
10. A fast-mode I C Bus device can be used in a Standard-Mode I C Bus system, but the requirement tSU;DAT ≥ 250 ns must
be met. This is automatically the case if the device does not stretch the LOW period of the I2C_SCL signal. If a device
does stretch the LOW period of the I2C_SCL signal, it must output the next data bit to the I2C_SDA line tr_max + tSU;DAT =
2
1000 + 250 = 1250 ns (according to the Standard-Mode I C bus specification) before the I2C_SCL line is released.
11. Cb equals the total capacitance of one bus line in pF. If mixed with high-speed devices, faster fall times are allowed by the
2
I C specification.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
16
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
9.4.
2
Definition of Timing for Full-Speed Mode Devices on the I C Bus®
2
Table 6. I C Slave Address
Name
Size (Bits)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Slave Address
8
0
1
0
0
1
0
1
R/W
9.7.
Switch Path AC Electrical Characteristics
All typical values are for VBAT=3.8 V at TA=25°C unless otherwise specified.
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
Active Channel Crosstalk
DP_CON to DM_CON
f=1 MHz, RT=50 Ω, CL=0 pF
-60
Xtalk
USB Mode
f=240 MHz, RT=50 Ω,
CL=0 pF
-30
OIRR
Off Isolation
USB Mode
f=1 MHz, RT=50 Ω, CL=0 pF
-60
dB
tSK(P)
Skew of Opposite Transitions of the Same
Output (USB Mode)
tr=tf=750 ps (10-90%) at
240 MHz, CL=0 pF, RL=50 Ω
35
ps
tSW
Time after INT Mask Cleared to “0” until INTB
Goes LOW to Signal the Interrupt after
Interruptible Event while INT Mask Bit Set to “1”
See Figure 16 and Figure 17
10
ms
tSDPDET
Time from VBUS_IN Valid to USB Switches Closed
for USB Standard Downstream Port
See Figure 17
130
ms
tCHGOUT
Time from VBUS_IN Valid to USB Switches Closed
for USB Charging Downstream Port (CDP)
See Figure 18
170
ms
tJIGVBUS
Time from VBUS_IN Valid to JIG LOW for Factory
Mode Operation with VBUS_IN Present
See Figure 20
200
ms
tJIGVBUS
Time from VBUS_IN Valid to JIG LOW for Factory
Mode Operation without VBUS_IN Present
See Figure 21
200
ms
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
dB
www.fairchildsemi.com
17
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
Figure 15.
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
9.8.
Timing Diagrams
VBAT
Standby Mode
Internal Reset
400 µs
INTB Mask Bit
INTB event
INTB
Interrupt
Registers Read
t SW
Figure 16.
INT Mask to INTB Interrupt at Power-Up Timing Diagram
VBAT
VDDIO
INTB Event
INTB Event
INTB Mask Bit
INTB
Don’t Care (High or Low )
t SW
Figure 17.
INT Mask to INTB Interrupt During Operation Timing Diagram
VBUS >4.0 V
USB Switches Closed
VBUS_IN
FLOAT
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
FLOAT
ID Resistance
DCD Checking 20 ms
ID Detection Time110ms
Open
USB Switch State
Closed
130ms
Figure 18.
USB Standard Downstream Port Attach Timing
VBUS > 4. 0V
INTB Asserted and
Registers Written
VBUS Voltage
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
FLOAT
FLOAT
ID Resistance
170ms
Switch State
Closed ( CDP Only)
INTB Pin
DCD- 20ms
Figure 19.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
CHG DETECTION 150ms
USB Charging Ports (DCP & CDP) Attach Timing
www.fairchildsemi.com
18
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
VBUS >4.0V
VBUS_iN
_
ID ResistanceXXXXXXXX
FLOAT
JIG Pin
ID Detection Time 200 ms
BOOT Pin
Open
Switch State
Closed
Figure 20.
ID Resistance
Jig Box Attach Timing (VBUS_IN Valid)
FLOAT
XXXXXX
JIG Pin
ID Detection Time 200ms
BOOT Pin
Open
Switch State
Closed
Figure 21.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
JIG Box Attach Timing without VBUS_IN
www.fairchildsemi.com
19
Programmability Tables
2
Table 7. I C Register Map
Address Register Type
01H
Device ID
Reset
(12,13)
Value
R
(14)
(14)
Bit 6
Bit 7
N/A
02H
Control
R/W
03H
Interrupt
R/C
xxxxxx00
07H
ADC
R
xxx11111
0AH
Device
Type 1
R
x000x0xx
0BH
Device
Type 2
R
0xxx0000
13H
Manual
SW 1
R/W
000000xx
14H
Manual
SW 2
R/W
xxxx00xx
1BH
Reset
R/W
xxxxxxx0
(14)
Bit 5
(14)
Bit 4
(14)
(14)
Bit 3
Revision Number
Bit 1
(14)
Bit 0
Vendor ID
Switch
Open
xxx0x1x1
(14)
Bit 2
Auto
Config
INT
Mask
Detach
Attach
ADC Value
Dedicated USB
Charger Charger
(CDP)
(DCP)
Car Kit
Type 1
& TA
Charger
Unknown
Accessory
Standard
USB
(SDP)
Jig UART
Off
D- Switching
Jig
UART
On
Jig USB Jig USB
Off
On
D+ Switching
BOOT
SW
JIG ON
Reset
Notes:
12. Write “0” to undefined register bits.
13. Values read from undefined register bits are not defined and invalid.
14. Do not use undefined register locations.
Table 8. Device ID
Address: 01h
Type: Read
Bit #
Name
Size (Bits)
Description
7:3
Revision Number
5
Rev 0.0 = 00000
2:0
Vendor ID
3
000: Fairchild Semiconductor
Table 9. Control
Address: 02h
Reset Value: xxx0x1x1
Type: Read/Write
Bit #
Name
Size (Bits)
7:5
DoNotUse
3
N/A
4
Switch Open
1
1: Open all switches
0: Automatic switching by accessory status
3
DoNotUse
1
N/A
2
Auto Config
1
1: Automatic switching (also called auto-configuration)
0: Manual switching
1
DoNotUse
1
N/A
0
INT Mask
1
1: Mask interrupt – do not interrupt baseband processor
0: Unmask interrupt – interrupt baseband processor on change of state in
Interrupt register
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
Description
www.fairchildsemi.com
20
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
9.9.
Address: 03h
Reset Value: xxxxxx00
Type: Read/Clear
Bit #
Name
Size (Bits)
Description
7:2
DoNotUse
6
N/A
1
Detach
1
1: Accessory detached
0: Accessory not detached
0
Attach
1
1: Accessory attached
0: Accessory not attached
Table 11. Device Type 1
Address: 07h
Reset Value: xxx11111
Type: Read
Bit #
Name
Size (Bits)
Description
7:5
Reserved
3
NA
4:0
ADC Value
5
ADC value read from ID
Table 12. Device Type 1
Address: 0Ah
Reset Value: x00x00xx
Type: Read
Bit #
Name
Size (Bits)
7
DoNotUse
1
N/A
Description
6
Dedicated Charger
(DCP)
1
1: USB dedicated charging port (DCP) charger detected
0: USB dedicated charging port (DCP) charger not detected
5
USB Charger (CDP)
1
1: USB charging downstream port (CDP) charger detected
0: USB charging downstream port (CDP) charger not detected
4
Car Kit Type 1 & TA
Charger
1
1: Car Kit Type 1 or Travel Adapter (TA) detected
0: Car Kit Type 1 or Travel Adapter (TA) not detected
3
DoNotUse
1
N/A
2
Standard USB
(SDP)
1
1: USB standard downstream port (SDP) detected
0: USB standard downstream port (SDP) not detected
1:0
DoNotUse
2
N/A
Table 13. Device Type 2
Address: 0Bh
Reset Value: 0xxx0000
Type: Read
Bit #
Name
Size (Bits)
7
Unknown Accessory
1
1: Any accessory detected as unknown or an accessory that cannot be
detected as being valid even though ID_CON is not floating
0: Unknown accessory not detected
6:4
DoNotUse
4
N/A
3
JIG_UART_OFF
1
1: Factory mode BOOT-OFF-UART detected
0: Factory mode BOOT-OFF-UART not detected
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
Description
www.fairchildsemi.com
21
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
Table 10. Interrupt
Name
Size (Bits)
Description
2
JIG_UART_ON
1
1: Factory mode cable UART path with BOOT ON detected
0: Factory mode cable UART path with BOOT ON not detected
1
JIG_USB_OFF
1
1: Factory mode cable USB path with BOOT OFF detected
0: Factory mode cable USB path with BOOT OFF not detected
0
JIG_USB_ON
1
1: Factory mode cable USB path with BOOT ON detected
0: Factory mode cable USB path with BOOT ON not detected
(15)
Table 14. Manual S/W 1
Address: 13h
Reset Value: 000000xx
Type: Read/Write
Bit #
7:5
Name
DM_CON Switching
Size (Bits)
Description
3
000: Open switch
001: DM_CON connected to DM_HOST of USB port
011: DM_CON connected to DM_HOST1 of UART port
All other values: DoNotUse
4:2
DP_CON Switching
3
000: Open switch
001: DP_CON connected to DP_HOST of USB port
011: DP_CON connected to DP_HOST1 of UART port
All other values: DoNotUse
1:0
DoNotUse
2
N/A
Note:
15. When switching between manual switch configurations on a single attach, the accessory must pass through an “000:
Open Switch” state between configurations. Manual Modes must have an accessory attached prior to operation.
The FSA88x does not configure per the Manual Modes register if an accessory has not been previously attached.
Table 15. Manual S/W 2
Address: 14h
Reset Value: xxxx00xx
Type: Read/Write
Bit #
Name
Size (Bits)
Description
7:4
DoNotUse
4
N/A
3
BOOT_SW
1
1: HIGH
0: LOW
2
JIG_ON
1
1: JIG output=GND (FSA880) or JIG output=HIGH (FSA881)
0: JIG output=High impedance (FSA880) or JIG output=LOW (FSA881)
1:0
DoNotUse
2
N/A
Table 16. Reset
Address: 1Bh
Reset Value: xxxxxx0
Type: Read/Write
Bit #
Name
Size (Bits)
7:1
DoNotUse
6
N/A
1
1: Resets the FSA88x
0: Does not reset the FSA88x
0
Reset
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
Description
www.fairchildsemi.com
22
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
Bit #
10.2. Layout for GSM / TDMA Buzz Reduction
10.1. PCB Layout Guidelines for High-Speed
USB Signal Integrity
1.
Place FSA88x as close to the USB controller as
possible. Shorter traces mean less loss, less chance of
picking up stray noise, and less radiated EMI.
a)
Keep the distance between the USB controller and
the device less than 25 mm (< one inch).
b)
For best results, this distance should be <18mm.
This keeps it less than one quarter (¼) of the
transmission electrical length.
2.
Use an impedance calculator to ensure 90 Ω differential
impedance for DP_CON and DM_CON lines.
3.
Select the best transmission line for the application.
a)
4.
There are two possible mechanisms for TDMA / GSM noise
to negatively impact FSA88x performance. The first is the
result of large current draw by the phone transmitter during
active signaling when the transmitter is at full or almost-full
power. With the phone transmitter dumping large amounts of
current in the phone GND plane; it is possible for there to be
temporary voltage excursions in the GND plane if not
properly designed. This noise can be coupled back through
the GND plane into the FSA88x device and, although the
FSA88x has very good isolation; if the GND noise amplitude
is large enough, it can result in noise coupling to the
FSA88x. The second path for GSM noise is through
electromagnetic coupling onto the signal lines themselves.
In most cases, the noise introduced as a result is on the VBAT
and / or GND supply rails. Following are recommendations
for PCB board design that help address these two sources of
TDMA / GSM noise.
For example, for a densely populated board, select
an edge-coupled differential stripline.
Minimize the use of vias and keep HS USB lines on
same plane in the stack.
1.
Vias are an interruption in the impedance of the
transmission line and should be avoided.
Provide a wide, low-impedance GND return path to both
the FSA88x and to the power amplifier that sources the
phone transmit block.
2.
Try to avoid routing schemes that generally force
the use of at least two vias: one on each end to get
the signal to and from the surface.
Provide separate GND connections to PCB GND plane
for each device. Do not share GND return paths among
devices.
3.
Add as large a decoupling capacitor as possible (≥1µF)
between the VBAT pin and GND to shunt any power
supply noise away from the FSA88x. Also add
decoupling capacitance at the PA (see the reference
application schematic in Figure 22 for recommended
decoupling capacitor values).
Routing GND, power, or components close to the
transmission
lines
can
create
impedance
discontinuities.
4.
Add 33 pF shunt capacitors on any PCB nodes with the
potential to collect radiated energy from the phone
transmitter.
7.
Match transmission line pairs as much as possible to
improve skew performance.
5.
8.
Avoid sharp bends in PCB traces; a chamfer or
rounding is generally preferred.
Add a series RBAT resistor prior to the decoupling
capacitor on the VBAT pin to attenuate noise prior to
reaching the FSA88x.
9.
Place decoupling for power pins as close to the device
as possible.
a)
b)
5.
Cross lines, only if necessary, orthogonally to avoid
noise coupling (traces running in parallel couple).
6.
If possible, separate HS USB lines with GND to improve
isolation.
a)
a)
Use low-ESR capacitors for decoupling if possible.
b)
A tuned PI filter should be used to negate the
effects of switching power supplies and other noise
sources if needed.
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
23
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
10. Layout Guidelines
Micro
USB
RBAT VBAT
Phone
Power
V BUS_IN
CVBAT
HS USB
or UART
HS USB
or UART
VDDIO
DM_HOST
DP_HOST
Detection
28V OVT
DM_CON
TVS RDP/DM
2:1
MUX
RDP/DM
DM_HOST1
DP_HOST1
DP_CON
TVS
VDDIO
ID_CON
Charger
Detect BC1.1
RPU_I2C
I2 C
Interrupt
Baseband
Processor
CVBUS
I2C_SDA
I2C_SCL
INTB
VDDIO
RPU_JIG
JIG
BOOT
TVS_OPT
GND
Switch
Control
and
I2 C
Slave
Float
Detect
ADC ID
Detect
Figure 22.
Reference Schematic
Table 17. Reference Schematic Component Values
Recommended Value
Symbol
Parameter
Unit
Notes
Min.
Typ.
Max.
1.0
4.7
10.0
µF
This is the recommended capacitance in the
USB standard (for the downstream port VBUS
capacitance specification).
CVBUS
VBUS_IN Decoupling
CVBAT
VBAT Decoupling Capacitance
1
10
µF
Increasing this capacitance can help reduce
GSM / TDMA noise.
RBAT
VBAT Series Resistance
50
100
Ω
Adding series resistance can help reduce
GSM / TDMA noise. Ensure that resistance
is small enough to not reduce VBAT levels
under normal operation.
RPU_I2C
I C Pull-up Resistance
4.7
kΩ
The actual value used must allow
2
compliance to I C specification based on
VDDIO and bus capacitance.
RPU_JIG
JIG Pull-up Resistance
(FSA880 ONLY)
100
kΩ
Pull-up resistance for open-drain JIG pin.
RDP/DM
DP_CON/DM_CON Series
Resistance
2.2
Ω
Series resistance to improve surge
performance of high-speed USB path.
High-Speed TVS Diodes
1
pF
Recommended high-speed TVS diodes to
improve ESD performance.
Optional High-Speed TVS
Diodes
1
pF
Optional high-speed TVS diodes to improve
ESD performance.
TVS
TVS_OPT
2
© 2010 Fairchild Semiconductor Corporation
FSA880 / FSA881 • Rev. 1.0.7
www.fairchildsemi.com
24
FSA880 / FSA881 — USB Port 2:1 Switch with Accessory and Charger Detection
11. Reference Schematic
1.80
0.05 C
A
B
2X
2.10
0.563 (15X)
0.663
2.60
PIN#1 IDENT
1
2.90
0.05 C
TOP VIEW
0.40
2X
0.225 (16X)
0.10 C
RECOMMENDED
LAND PATTERN
0.08 C
SEATING
PLANE
C
SIDE VIEW
5
9
0.40
DETAIL A
SCALE : 2X
DETAIL A
1
PIN#1 IDENT
16
BOTTOM VIEW
13
0.10 C A B
0.05 C
NOTES:
A. PACKAGE DOES NOT FULLY CONFORM TO
JEDEC STANDARD.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 2009.
D. LAND PATTERN RECOMMENDATION IS
EXISTING INDUSTRY LAND PATTERN.
E. DRAWING FILENAME: MKT-UMLP16Arev5.
F. TERMINAL SHAPE MAY VARY ACCORDING
TO PACKAGE SUPPLIER, SEE TERMINAL
SHAPE VARIANTS.
LEAD SHAPE AT PACKAGE EDGE
R0.20
PACKAGE
EDGE
LEAD
OPTION 1
SCALE : 2X
LEAD
OPTION 2
SCALE : 2X
TRADEMARKS
The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not
intended to be an exhaustive list of all such trademarks.
F-PFS
FRFET®
SM
Global Power Resource
GreenBridge
Green FPS
Green FPS e-Series
Gmax
GTO
IntelliMAX
ISOPLANAR
Making Small Speakers Sound Louder
and Better™
MegaBuck
MICROCOUPLER
MicroFET
MicroPak
MicroPak2
MillerDrive
MotionMax
MotionGrid®
MTi®
MTx®
MVN®
mWSaver®
OptoHiT
OPTOLOGIC®
AccuPower
AttitudeEngine™
Awinda®
AX-CAP®*
BitSiC
Build it Now
CorePLUS
CorePOWER
CROSSVOLT
CTL
Current Transfer Logic
DEUXPEED®
Dual Cool™
EcoSPARK®
EfficientMax
ESBC
®
®
Fairchild
Fairchild Semiconductor®
FACT Quiet Series
FACT®
FastvCore
FETBench
FPS
OPTOPLANAR®
®
Power Supply WebDesigner
PowerTrench®
PowerXS™
Programmable Active Droop
QFET®
QS
Quiet Series
RapidConfigure

Saving our world, 1mW/W/kW at a time™
SignalWise
SmartMax
SMART START
Solutions for Your Success
SPM®
STEALTH
SuperFET®
SuperSOT-3
SuperSOT-6
SuperSOT-8
SupreMOS®
SyncFET
Sync-Lock™
®*
TinyBoost®
TinyBuck®
TinyCalc
TinyLogic®
TINYOPTO
TinyPower
TinyPWM
TinyWire
TranSiC
TriFault Detect
TRUECURRENT®*
SerDes
UHC®
Ultra FRFET
UniFET
VCX
VisualMax
VoltagePlus
XS™
Xsens™
仙童®
* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE
RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR
WEBSITE AT HTTP://WWW.FAIRCHILDSEMI.COM. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF
ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF
OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD’S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE
WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.
AUTHORIZED USE
Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary
levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive
or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product
reasonably would be expected to result in personal injury, death or property damage. Customer’s use of this product is subject to agreement of this Authorized Use
policy. In the event of an unauthorized use of Fairchild’s product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be
subject to Fairchild’s Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.
ANTI-COUNTERFEITING POLICY
Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,
under Terms of Use
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their
parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed
applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the
proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild
Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors
are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical
and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise.
Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global
problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Datasheet Identification
Product Status
Advance Information
Formative / In Design
Preliminary
First Production
No Identification Needed
Full Production
Obsolete
Not In Production
Definition
Datasheet contains the design specifications for product development. Specifications may change
in any manner without notice.
Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild
Semiconductor reserves the right to make changes at any time without notice to improve design.
Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make
changes at any time without notice to improve the design.
Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.
The datasheet is for reference information only.
Rev. I77
© Fairchild Semiconductor Corporation
www.fairchildsemi.com
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Fairchild Semiconductor:
FSA881UMX
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising