LCD Module Specification

LCD Module Specification
LCD Module Specification
Model:
LC4041-SMLYH6
Table of Contents
●
●
●
●
●
●
●
●
●
●
●
COVER & CONTENTS ······················· 1
BASIC SPECIFICATIONS ····················· 2
ABSOLUTE MAXIMUM RATINGS ················· 3
ELECTRICAL CHARACTERISTICS ··············· 4
OPERATING PRINCIPLES & METHODES ··········· 7
MPU INTERFACE ························· 12
DISPLAY CONTROL INSTRUCTIONS ············· 16
ELECTRO—OPTICAL CHARACTERISTICS ·········· 21
DIMENSIONAL OUTLINE ····················· 23
LCD MODULE NUMBERING SYSTEM ············· 24
PRECAUTIONS FOR USE OF LCD MODULE ········· 25
LC4041-SMLYH6
1. BASIC SPECIFICATIONS
1.1 Features
Display Format
LCD Mode
: 40 Characters X 4 Lines
: STN-Yellow Green-Positive-Transmissive
Driving Method
:
Viewing Direction :
Backlight
:
Outline Dimension :
Viewing Area
:
Character Size
:
Dot Size
:
Weight
:
Controller
:
1/16 Duty, 1/5 Bias
6:00
LED, yellow green color
190.0(W) X 54.0(H) X 14.5(T)
147.0(W) X 29.5(H)
2.78 X 4.97
0.50 X 0.56
125
S6A0069 (KS066U)
mm
mm
mm
mm
g
1.2 Block Diagram
4 Control Signals
Segment driver
VSS
VDD
VO
RS
R/W
E1
E2
DB0
40 SEG
LCD
Controller
LSI
160 SEG
16 COM
40 Characters x 2 Lines
KS0066
or Eqv. x 2
40 Characters x 2 Lines
16 COM
40 SEG
DB7
160 SEG
Segment driver
4 Control Signals
LEDA
LEDK
LED Backlight
-2-
LC4041-SMLYH6
-3-
1.3 Terminal Functions
Pin No.
Symbol
Level
Function
1
DB7
H/L
In 8-bit mode, used as high order bi-directional
2
DB6
H/L
data bus.
3
DB5
H/L
In 4-bit mode, used as both high and low order
4
DB4
H/L
5
DB3
H/L
6
DB2
H/L
7
DB1
H/L
8
DB0
H/L
9
E1
H, H→L
R/W
H/L
Read/Write selection
H: Read operation L: Write operation
RS
H/L
Register selection
H: Display data L: Instruction code
12
VO
--
Operating voltage for LCD (contrast adjusting)
13
VSS
0V
Ground
14
VDD
+5V
Power supply for logic
15
E2
H, H→L
16
NC
--
17
LEDA
+5V
Power supply for LED backlight
18
LEDK
0V
Power supply for LED backlight
data bus.
In 8-bit mode, used as low order bi-directional
data bus.
10
11
In 4-bit mode, open these terminals.
Enable signal 1. Read data when E1 is “H”, write
data at the falling edge of E1.
Enable signal 2. Read data when E2 is “H”, write
data at the falling edge of E2.
No connection
2. ABSOLUTE MAXIMUM RATINGS
Item
Symbol
Min.
Max.
Unit
Supply Voltage(Logic)
VDD-VSS
-0.3
7.0
V
Supply Voltage(LCD)
VDD-VO
-0.3
13.0
V
VI
-0.3
VDD+0.3
V
Operating Temp.
Topr
-20
70
℃
Storage Temp.
Tstg
-30
80
℃
Input Voltage
LC4041-SMLYH6
-4-
3. ELECTRICAL CHARACTERISTICS
3.1 DC Characteristics
Item
(VDD=5.0V±10%, Ta=25℃)
Symbol
Min.
Typ.
Max.
Unit
4.5
5.0
5.5
V
VDD-VO
--
4.6
--
V
Input High Voltage
VIH
2.2
--
VDD
V
Input Low Voltage
VIL
-0.3
--
0.6
V
Output High Voltage
VOH
IOH=-0.2mA
2.4
--
VDD
V
Output Low Voltage
VOL
IOL=1.2mA
0
--
0.4
V
Supply Current
(Logic)
IDD
--
3.0
5.0
mA
Supply Voltage
(Logic)
Condition
VDD
Supply Voltage
(LCD Drive)
VDD=5.0V
3.2 Interface Timing Chart
Mode
Characteristic
E Cycle Time
E Rise/Fall Time
Write Mode
Refer to fig.1
E Pulse Width (High,Low)
R/W and RS Setup Time
R/W and RS Hold Time
Data Setup Time
Data Hold Time
E Cycle Time
E Rise/Fall Time
Read Mode
Refer to fig.2
E Pulse Width (High,Low)
R/W and RS Setup Time
R/W and RS Hold Time
Data Output Delay Time
Data Hold Time
(VDD=5.0V±10%, Ta=25℃)
Symbol
Min.
Typ.
tC
tR, tF
tW
tSU1
tH1
tSU2
tH2
tC
tR, tF
tW
tSU
tH
tD
tDH
500
--
--
--
--
20
230
--
--
40
--
--
10
--
--
80
--
--
10
--
--
500
--
--
--
--
20
230
--
40
--
10
--
--
--
120
5
--
--
Max.
Unit
ns
ns
LC4041-SMLYH6
RS
V IH
V IL
t SU1
t H1
t H1
R/W
V IL
V IL
tW
E
tF
V IH
V IH
V IL
V IL
tR
t SU2
V IH
DB0~DB7
V IL
t H2
V IH
Valid Data
V IL
V IL
tC
Fig.1 MPU Write Timing
RS
V IH
V IL
t SU1
t H1
V IH
V IH
R/W
t H1
tW
E
tF
V IH
V IH
V IL
V IL
V IL
tR
t DH
tD
DB0~DB7
V OH
V OL
Valid Data
tC
Fig.2 MPU Read Timing
V OH
V OL
-5-
LC4041-SMLYH6
-6-
3.3 LED Backlight Characteristics (Ta=25℃)
Item
Symbol
Forward Voltage
Vf
Forward Current
If
Peak Wave Length
λp
Condition
Min.
Typ.
Max.
Unit
3.9
4.1
4.3
V
Vf=4.1V
--
500
--
mA
If=500mA
--
568
--
nm
3.4 Power Supply
VDD
+5V
LCM
VO
VR
10~20 k Ω
VSS
LEDA
+5V
LEDK
Note: 5V voltage for the LED backlight should be supplied to Pin17 (LEDA) and Pin18
(LEDK) terminal of the interface, it should not be supplied to the Anode/Cathode terminal
of the LED backlight directly.
LC4041-SMLYH6
-7-
4. OPERATING PRINCIPLES & METHODES
4.1 Register
The LCD Controller has two 8-bit registers, the Instruction register (IR) and the data
register (DR).
The IR is a write only register to store instruction codes like Display Clear or Cursor Shift
as well as addresses for the Display Data RAM (DD RAM) or the Character Generator
RAM (CG RAM).
The DR is a read/write register used for temporarily storing data to be read/written to/from
the DD RAM or CG RAM. Data written into the DR is automatically written into DD RAM or
CG RAM by an internal operation of the display controller.
The DR is also used to store data when reading out data from DD RAM or CG RAM.
When address information is written into IR, data is read out from DD RAM or CG RAM to
DR by an internal operation. Data transfer is then completed by reading the DR.
After performing a read from the DR, data in the DD RAM or CG RAM at the next address
is sent to the DR for the next read cycle. The register select (RS) signal determines which
of these two registers is selected.
Table 4.1
RS
0
1
Selection of Registers
R/W
Function
0
Instruction Write operation (MPU writes instruction code to IR)
1
Read Busy flag (DB7) and Address Counter (DB0 ~ DB6)
0
Data Write operation (MPU writes data to DR)
1
Data Read operation (MPU reads data from DR)
4.2 Busy Flag (BF)
When the busy flag is high or “1” the module is performing an internal operation and the
next instruction will not be accepted. The busy flag outputs to DB7 when RS = 0 and a
read operation is performed. The next instruction must not be written until ensuring that
the busy flag is low or “0”.
4.3 Address Counter (AC)
The address counter (AC) assigns addresses to the DD RAM and the CG RAM.
When the address of an instruction is written into the IR, the address information is sent
from the IR to the AC. The selection of either DD RAM or CG RAM is also determined
concurrently by the same instruction. After writing into or reading from the DD RAM or CG
RAM the address counter (AC) is automatically increased by 1 or decreased by 1
(determined by the I/D bit in the “Entry Mode Set” command). AC contents are output to
DB0 ~ DB6 when RS = 0 and a read operation is performed.
LC4041-SMLYH6
-8-
4.4 Display Data RAM (DD RAM)
The Display Data RAM (DD RAM) stores the display data represented in 8-bit character
codes. Its capacity is 80 x 8 bits or 80 characters. The Display Data RAM that is not used
for the display can be used as a general data RAM.
The DD RAM address (ADD) is set in the Address Counter (AC) and is represented in
hexadecimal. The address counter can be written by using the “Set DD RAM Address”
instruction and can be read by using the “Read Busy Flag and Address” instruction. In
each case, data bits DB0-DB6 represent the DD RAM address. In the read operation, bit
DB7 represents the “Busy Flag”.
MSB
BF
LSB
AC6
AC5
AC4
AC3
AC2
AC1
AC0
Relations between DD RAM addresses and positions on the liquid crystal display are
shown below.
Display
1
2
3
--38
39
40
← Position
DD
RAM
Addr.
Line 1
00H
01H
02H
---
25H
26H
27H
Line 2
40H
41H
42H
---
65H
66H
67H
Line 3
00H
01H
00H
---
25H
26H
27H
Line 4
40H
42H
42H
---
65H
66H
67H
Up half
Screen
Low half
Screen
When display shift operation is performed, the DD RAM address moves as follows:
For left shift:
DD
RAM
Addr.
1
2
3
---
38
39
40
Line 1
01H
02H
03H
---
26H
27H
00H
Line 2
41H
42H
43H
---
66H
67H
40H
Line 3
01H
02H
03H
---
26H
27H
00H
Line 4
41H
42H
43H
---
66H
67H
40H
1
2
3
---
38
39
40
Line 1
27H
00H
01H
---
24H
25H
26H
Line 2
67H
40H
41H
---
64H
65H
66H
Line 3
27H
00H
01H
---
24H
25H
26H
Line 4
67H
40H
41H
---
64H
65H
66H
For right shift:
DD
RAM
Addr.
Display
← Position
Up half
Screen
Low half
Screen
Display
← Position
Up half
Screen
Low half
Screen
LC4041-SMLYH6
-9-
4.5 Character Generator ROM (CG ROM)
The Character Generator ROM (CG ROM) generates 5 x 7 dot or 5 x 10 dot character
patterns from 8-bit character codes. It can generate up to 192 types of 5x7 dot character
patterns and 32 types of 5x10 dot character patterns. Table 4.3 shows the relation
between character codes and character patterns of the standard character font.
4.6 Character Generator RAM (CG RAM)
The CG RAM is a 64 x 8 bit RAM in which the user can program custom character
patterns. With 5 x 7 dots, 8 types of character patterns can be written and with 5 x 10 dots
4 types of character patterns can be written. To write previously programmed characters
from the CG RAM to the DD RAM, character codes 00H through 07H are used. (See
character font Table 4.3). Unused CG RAM locations can be used for general purpose
RAM.
The relationship between CG RAM address and data and the displayed character is
shown in Tables 4.2
To program a 5 x 7 character pattern into the CG RAM location (for example, character
code 01H), the following steps should be taken.
A. Use the “Set CG RAM address” command to position the CG RAM pointer to the 1st
row of character code 01H (CG RAM address=48H).
B. Use the “Write Data to CG or DD RAM” Command to write the top row of the custom
character (Only lower 5-bit of character pattern data is valid).
C. The CG RAM address is automatically increased if the I/D bit is set in the “Entry Mode
Set” command. When this is the case, return to step B until all rows of the character are
written.
D. After writing all 7 rows of data, use the “Set DD RAM address” command to return the
address counter to a DD RAM location.
E. To display the custom character written above, use the “Write Data to CG or DD RAM”
command with the data being 01H to display the character in the DD RAM address.
LC4041-SMLYH6
- 10 -
Table 4.2 Relation between CG RAM address, character codes (DD RAM) and character
patterns (5x7 dots)
CGRAM Data
Character Code(DDRAM data)
CGRAM Address
D7 D6 D5 D4 D3 D2 D1 D0 A5 A4 A3 A2 A1 A0 P7 P6 P5 P4 P3 P2 P1 P0
0
0
0
0 × 0
0
0
0 0
0
0
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
0
0 × × ×
.
.
.
.
.
0 1
1
1
1
1
1
1
0
0
0 × 1 1 1
.
.
.
.
.
0 0
.
.
.
.
.
0
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
× × ×
.
.
.
.
.
0
1
1 pattern 1
1
0 0 0 1
0 0 0 1
0 0 0 1
cursor
0
0
0
0
0
0
0
1
0
0
0
0 0
0
0
1
0
0
0
0
0 1
0 1
0 1 pattern 8
1 1
0 1
0 1
0 1
cursor
0 0
position
.
.
.
.
.
0
0
0
0
1
1
1
1
1
0 0 0
0 0 0
1 1 1
0
0
1
Pattern
number
1
1
1
1
1
1
1
0
position
.
.
.
.
.
Notes:
1. Character code bits 0~2 correspond to CG RAM address bit 3~5 (3 bits: 8 types).
2. CG RAM address bits 0~2 designate the line position within a character pattern. The
8th line is the cursor position and display is determined by the logical OR of the 8th line
and the cursor. Maintain the 8th line data, corresponding to the cursor display position,
in the “0” state for cursor display. When the 8th line data is “1”, bit 1 lights up
regardless of cursor existence.
3. Character pattern row positions correspond to CG RAM data bits 0~4 as shown in the
above (bit 4 being at the left end). Since CG RAM data bits 5~7 are not used for display,
they can be used for the general data RAM as memory elements still exit.
4. As shown in Table 4.2, CG RAM character patterns are selected when character code
bits 4~7 are all “0”. However as character code bit 3 is an ineffective bit, the “A” in the
character pattern example is selected by character code “00H” or “08H”.
5. “1” for CG RAM data corresponds to selected pixels and “0” for non-selected.
LC4041-SMLYH6
Table 4.3 CGROM Character Code Table (S6A0069-00)
- 11 -
LC4041-SMLYH6
- 12 -
5. MPU INTERFACE
5.1 General
(1). The LCD controller can be operated in either 4 or 8 bits mode. Instructions/Data are
written to the display using the signal timing characteristics found in section 3.2.
When operating in 4-bit mode, data is transferred in two 4-bit operations using data bits
DB4~DB7. DB0~DB3 are not used. When using 4-bit mode, data is transferred twice
before the instruction cycle is complete. The higher order 4 bits (contents of DB4~DB7
when interface data is 8 bits long) is transferred first, then the lower order 4 bits (contents
of DB0~DB3 when interface data is 8 bits long) is transferred. Check the busy flag after
4-bit data has been transferred twice (one instruction). A 4-bit two operation will then
transfer the busy flag and address counter data.
(2). When operating in 8-bit mode, data is transferred using the full 8-bit bus DB0~DB7.
5.2 Initialization
5.2.1 Initialization by the Internal Reset Circuit
The display can be initialized using the internal reset circuit when the power is turned on.
The following instructions are executed in initialization. The busy flag (BF) is kept in busy
state until initialization ends. The busy flag will go active 10ms after Vcc rises to 4.5V.
(1). Display Clear
(2). Function set:
DL = 1 : 8 bit interface operation
N = 0 : 1 - line display mode
F = 0 : 5 x 7 dots character font
(3). Display ON/OFF Control:
D = 0 : Display OFF
C = 0 : Cursor OFF
B = 0 : Blink OFF
(4). Entry Mode Set
I/D = 1 : +1 (Increment Mode)
SH = 0 : No Display Shift operation
If the internal power supply reset timing cannot be met (0.1ms<trcc<10ms), the internal
reset circuit will not operate normally and initialization will not be performed. In this case,
the display must be initialized by software.
5.2.2 Software Initialization
Although software initialization is not mandatory, it is recommended that this procedure
always be performed. When the internal power supply reset timing cannot be met, then
the display must be initialized using one of the following procedures.
LC4041-SMLYH6
(1).
8-Bit Initialization:
Power on
↓
Wait for more than 30ms
after VDD rises to 4.5V.
↓
Function Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
1
1
1
0
X
X
↓
Wait for more than 39μs
↓
Display ON/OFF Control
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
1
D
C
B
↓
Wait for more than 39μs
↓
Display Clear
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
0
0
0
1
↓
Wait for more than 1.53ms
↓
Entry Mode Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
0
1
I/D
SH
↓
End of initialization
- 13 -
LC4041-SMLYH6
(2).
4-Bit Initialization:
Power on
↓
Wait for more than 30ms
after VDD rises to 4.5V.
↓
Function Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
1
0
X
X
X
X
0
0
0
0
1
0
X
X
X
X
0
0
1
0
X
X
X
X
X
X
↓
Wait for more than 39μs
↓
Display ON/OFF Control
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
X
X
X
X
0
0
1
D
C
B
X
X
X
X
↓
Wait for more than 39μs
↓
Display Clear
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
X
X
X
X
0
0
0
0
0
1
X
X
X
X
↓
Wait for more than 1.53ms
↓
Entry Mode Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
X
X
X
X
0
0
0
1
I/D
SH
X
X
X
X
↓
End of initialization
- 14 -
LC4041-SMLYH6
5.3 Connection with 8051 Family MPU
8051
LC4041
8
P0.0~P0.7
8
DB0~DB7
A0
74LS373
A1
RS
R/W
Y0
P2.5~P2.7
3
74LS138
E1
Y1
E2
/RD
/WR
a. Application Circuit 1
8051
LC4041
8
P1.0~P1.7
DB0~DB7
P3.0
RS
P3.1
R/W
P3.2
E1
P3.3
E2
b. Application Circuit 2
- 15 -
LC4041-SMLYH6
- 16 -
6. DISPLAY CONTROL INSTRUCTIONS
Table 6.1
Instructions
Instruction code
Instruction
Execution time
(fosc=270KHz)
Description
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Clear
Display
0
0
0
0
0
0
0
0
0
Return
Home
0
0
0
0
0
0
0
0
1
Entry Mode
Set
0
0
0
0
0
0
0
1
I/D
Display ON/
OFF Control
0
0
0
0
0
0
1
D
C
Cursor or
Display
Shift
0
0
0
0
0
1
Function Set
Set CGRAM
Address
Set DDRAM
Address
Read Busy
Flag and
Address
Write data
to CG or DD
RAM
Read data
from CG or
DD RAM
S/C R/L
-
Clears entire display and sets
DDRAM address to 00H.
Sets DDRAM address to 00H in
AC and returns shifted display to
its original position. The contents
of DDRAM remain unchanged.
Sets cursor move direction and
enable the shift of entire display.
SH
These operations are performed
during data write and read.
Set ON/OFF of entire display
(D), cursor ON/OFF(C), and
B
blinking of cursor position
character(B).
Moves cursor and shifts display
changing
DDRAM
- without
contents.
1
Sets interface data length (DL:
8-bit/4-bit), numbers of display
0
0
1 DL N
F
line (N: 2-line/1-line), and display
font type (F: 5x11dots/5x8dots)
Set CGRAM address in address
0
1 AC5 AC4 AC3 AC2 AC1 AC0
counter.
Set DDRAM address in address
1 AC6 AC5 AC4 AC3 AC2 AC1 AC0
Counter.
Reads busy flag (BF) indicating
internal operation is being
BF AC6 AC5 AC4 AC3 AC2 AC1 AC0
performed and reads address
counter contents.
0
0
0
0
0
0
0
1
1
0
D7
D6
D5
D4
D3
D2
D1
D0
1
1
D7
D6
D5
D4
D3
D2
D1
Read data from internal RAM
D0 (DDRAM/CGRAM).
Write data into internal RAM
(DDRAM/CGRAM).
1.53ms
1.53ms
39μs
39μs
39μs
39μs
39μs
39μs
0μs
43us
43us
“-”:
don’t care
Note: 1. Make sure to check the busy flag before sending the instruction to the display. If
the busy flag is not checked, the time between first and next instruction must be
longer than the instruction execution time list in the Table 6.1.
2. After execution of CG RAM/DD RAM data write or read instruction, the RAM
address counter is increased or decreased by 1. The RAM address counter is
updated after the busy flag turns off.
LC4041-SMLYH6
- 17 -
6.1 Clear Display
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
0
0
0
1
Clear all the display data by writing the space code “20H” to all DD RAM addresses, and
set DD RAM address to “00H” into address counter. Returns cursor to the original position,
namely, brings the cursor to the upper left end of the display. The execution of clear
display instruction sets entry mode to increment mode (I/D = 1).
6.2 Return Home
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
0
0
1
-
Sets the DD RAM address “00H” in address counter. Return display to its original position
if it was shifted. DD RAM contents do not change. The cursor or the blink moves to the
upper left end of the display. Contents of DD RAM remain unchanged.
6.3 Entry Mode Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
0
1
I/D
SH
Sets the move direction of cursor and display.
I/D: Increases (I/D = 1) or decreases (ID = 0) the DD RAM address by 1 when a character
code is written into or read from the DD RAM.
The cursor or blink moves to the right when increased by 1 and to the left when
decreased by 1. The same applies to writing and reading the CG RAM.
SH: Shifts the entire display when SH = 1; shifts to the left when I/D = 1 and to the right
when I/D = 0. Thus it looks as if the cursor stands still and only the display seems to
move. The display does not shift when reading from DD RAM or writing/reading
into/from CG RAM.
When SH = 0, the display does not shift.
6.4 Display ON/OFF Control
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
0
1
D
C
B
LC4041-SMLYH6
- 18 -
Controls the display ON/OFF status, Cursor ON/OFF and Cursor Blink function.
D: The entire display is ON when D = 1 and OFF when D = 0. The display data remains in
the DD RAM when display is OFF, it can be displayed immediately by setting D = 1.
C: The cursor displays when C = 1 and does not display when C = 0. The cursor is
displayed on the 8th line when 5x7 dots character font has been selected.
B: The character indicated by the cursor blinks when B = 1. The blink is displayed by
switching between all “High” data and display characters at 0.4 sec intervals.
The cursor and the blink can be set to display simultaneously.
When B = 0, the blink is off.
6.5 Cursor or Display Shift
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
0
1
S/C
R/L
-
-
Shifts the cursor position or display to the right or left without writing or reading display
data. This function is used to correct or search for the display.
Note that the display shift is performed simultaneously in all lines.
The contents of address counter do not change when display shift is performed.
Table 6.2
Shift Patterns According to S/C and R/L Bits
S/C
R/L
Operation
0
0
Shifts cursor position to the left (AC is decreased by 1)
0
1
Shifts cursor position to the right (AC is increased by 1)
1
0
Shifts the entire display to the left, cursor follows the display shift.
1
1
Shifts the entire display to the right, cursor follows the display shift.
6.6 Function Set
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
0
1
DL
N
F
-
-
Sets the interface data length, the number of lines, and character font.
DL: Sets interface data length. Data is sent or received in 8-bit length (DB7 ~ DB0) when
DL = 1, and in 4-bit length (DB7 ~ DB4) when DL = 0. When the 4-bit length is
selected, data must be sent or received twice.
N: Sets the number of lines
LC4041-SMLYH6
- 19 -
N = 0 : 1 line display (1/8 duty)
N = 1 : 2 lines display (1/16 duty)
F: Sets character font.
F = 0 : 5 x 7 dots
F = 1 : 5 x 10 dots
Note: Perform the function at the head of the program before executing all instructions
(except Busy flag/address read).
6.7 Set CG RAM Address
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
0
1
AC5
AC4
AC3
AC2
AC1
AC0
Sets the CG RAM address to the address counter. Data is then written/read to/from the
CG RAM.
6.8 Set DD RAM Address
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
0
1
AC6
AC5
AC4
AC3
AC2
AC1
AC0
Sets the DD RAM address to the address counter. Data is then written/read to/from the
DD RAM.
When in 1-line display mode (N = 0), DD RAM address is from “00H” to “4FH”.
When in 2-line display mode (N = 1), DD RAM address corresponding to 1st line and 3rd
line of the display is from “00H” to “27H”; the address corresponding to 2nd and 4th line of
the display is from “40H” to “67H”.
6.9 Read Busy Flag & Address
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
1
BF
AC6
AC5
AC4
AC3
AC2
AC1
AC0
Reads the busy flag (BF) and value of the address counter (AC). BF = 1 indicates that
internal operation is in progress and the next instruction will not be accepted until BF is
set to “0”. The BF status should be checked before each write operation. At the same time
the value of the address counter is read out. The address counter is used by both CG and
DD RAM and its value is determined by the previous instruction.
LC4041-SMLYH6
- 20 -
6.10 Write Data to CG or DD RAM
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
0
D7
D6
D5
D4
D3
D2
D1
D0
Writes binary 8-bit data to the CG or DD RAM.
The previous address set instruction (CG RAM address set or DD RAM address set)
determines whether the CG or DD RAM is to be written. After a write the address is
automatically increased or decreased by 1, according to the entry mode. The entry mode
also determines display shift.
6.11 Read Data from CG or DD RAM
RS
R/W
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
1
1
D7
D6
D5
D4
D3
D2
D1
D0
Reads binary 8-bit data from the CG RAM or DD RAM.
The previous address set instruction (CG RAM address set or DD RAM address set)
determines whether the CG or DD RAM is to be read. Before entering the read instruction,
you must execute either the CG RAM or DD RAM address set instruction. If you don’t, the
first read data will be invalidated. If RAM data is read several times without RAM address
instruction set before read operation, the correct RAM data can be obtained from the
second read. The “address set” instruction need not be executed just before the “read”
instruction when shifting the cursor by cursor shift instruction (when reading DD RAM).
The cursor shift instruction operation is the same as that of the DD RAM address set
instruction.
After a read the address is automatically increased or decreased by 1, according to the
entry mode; however, display shift is not executed no matter what the entry mode is.
Note: The address counter (AC) is automatically increased or decreased by 1 after a
“write” instruction to either CG RAM or DD RAM. RAM data selected by the AC
cannot then be read out even if “read” instructions are executed.
The conditions for correct data read out are: (a) Execute either the address set instruction
or cursor shift instruction (only with DD RAM) or (b) The execution of the “read data”
instruction from the second time when the read instruction is performed multiple times in
serial.
LC4041-SMLYH6
- 21 -
7. ELECTRO—OPTICAL CHARACTERISTICS (Ta=25℃)
Item
View Angle
Contrast
Symbol
Condition
Min.
Typ.
Max.
Unit
Note
Φ2-Φ1
K≥2 , θ=0°
--
70
--
Deg
Note1, Note2
K
Φ=0°,θ=0°
3
--
--
--
Note3
tr (rise)
Φ=0°,θ=0°
--
250
--
ms
tf (fall)
Φ=0°,θ=0°
--
250
--
ms
Response Time
Note3
Note1: Definition of Viewing Angle θ,Φ
Z( φ =0° )
φ1
Y( θ =180° , φ =-90° )
Top
φ2
X'
θ
X
Bottom
Y'( θ =0° , φ =+90° )
Note2: Definition of viewing Angle Range:
K
2.0
φ1
φ2
Viewing Angle
Φ1,Φ2
LC4041-SMLYH6
Note3: Definition of Contrast
K
B1
Brightness
B2
Driving Voltage
Contrast=
Brightness of non-selected dot (B1)
Brightness of selected dot (B2)
Note4: Definition of Response Time
Non-selective
state
tr
10%
90%
Selective state
100%
Brightness
Non-selective
state
tf
Time
- 22 -
LC4041-SMLYH6
8. DIMENSIONAL OUTLINE
- 23 -
LC4041-SMLYH6
- 24 -
9. LCD MODULE NUMBERING SYSTEM
L C
(1)
40
4
1 ―
S M L Y H 6 N ― XXX
(3)
(4)
(5)
(6) (7)
(2)
(1)
Brand
(2)
Module type
(8)
(9) (10) (11) (12)
C - Character module
G - Graphic module
(3)
Display format
Character module : Number of characters per line, two digits XX
Graphic module : Number of columns, tow or three digits XX or XXX
(4)
Display format
Character module : Number of lines, one digit X
Graphic module : Number of rows, two or three digits XX or XXX
(5)
Development number : One digit X ( 1~9, A~Z )
(6)
LCD mode
(7)
T - TN Positive, Gray
N - TN Negative, Blue
S - STN Positive, Yellow-green
G - STN Positive, Gray
B - STN Negative, Blue
F - FSTN Positive, White
K - FSTN Negative, Black
L - FSTN Negative, Blue
Polarizer mode
R - Reflective
(8)
F - Transflective
Backlight type
N - Without backlight
(9)
M - Transmissive
L - Array LED
D - Edge light LED
E - EL
C - CCFL
Backlight color
Y - Yellow-green
B - Blue
W - White
G - Green
A - Amber
R - Red
M - Multi color
Nil –Without backlight
(10) Operating temperature range
S - Standard temperature ( 0 ~ +50 oC )
H - Extended Temperature ( -20 ~ +70 oC )
(11) Viewing direction
3 - 3:00
6 – 6:00
9 – 9:00
U – 12:00
(12) DC-DC Converter
N or Nil – Without DC-DC converter
(13) Version code
0~ZZZ – Version code
V – Built in DC-DC converter
(13)
LC4041-SMLYH6
- 25 -
10. PRECAUTIONS FOR USE OF LCD MODULE
10.1 Handing Precautions
1) The display panel is made of glass. Do not subject it to a mechanical shock by
dropping it from a high place, etc.
2) If the display panel is damaged and the liquid crystal substance inside it leaks out,
be sure not to get any in your mouth. If the substance comes into contact with your
skin or clothes, promptly wash it off using soap and water.
3) Do not apply excessive force on the surface of display or the adjoining areas of
LCD module since this may cause the color tone to vary.
4) The polarizer covering the display surface of the LCD module is soft and easily
scratched. Handle this polarizer carefully.
5) If the display surface of LCD module becomes contaminated, blow on the
surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten
cloth with one of the following solvents.
· Isopropyl alcohol
· Ethyl alcohol
Solvents other than those mentioned above may damage the polarizer.
Especially, do not use the following:
· Water
·
Ketone
· Aromatic Solvents
6) When mounting the LCD module make sure that it is free of twisting, warping, and
distortion. Distortion has great influence upon display quality. Also keep the
stiffness enough regarding the outer case.
7) Be sure to avoid any solvent such as flux for soldering never stick to Heat-Seal.
Such solvent on Heat-Seal may cause connection problem of heat-Seal and TAB.
8) Do not forcibly pull or bend the TAB I/O terminals.
9) Do not attempt to disassemble or process the LCD module.
10) NC terminal should be open. Do not connect anything.
11) If the logic circuit power is off, do not apply the input signals.
12) To prevent destruction of the elements by static electricity, be careful to maintain
an optimum work environment.
· Be sure to ground the body when handling the LCD module.
· Tools required for assembly, such as soldering irons, must be properly grounded.
· To reduce the amount of static electricity generated, do not conduct assembly
and other work under dry conditions.
· The LCD module is coated with a film to protect the display surface. Exercise
care when peeling off this protective film since static electricity may be
generated.
10.2 Storage Precautions
LC4041-SMLYH6
- 26 -
1) When storing the LCD module, avoid exposure to direct sunlight or to the light of
fluorescent lamps and high temperature/high humidity. Whenever possible, the
LCD module should be stored in the same conditions in which they were shipped
from our company.
2) Exercise care to minimize corrosion of the electrodes. Corrosion of the electrodes
is accelerated by water droplets or a current flow in a high humidity environment.
10.3 Design Precautions
1) The absolute maximum ratings represent the rated value beyond which LCD module
can not exceed. When the LCD modules are used in excess of this rated value, their
operating characteristics may be adversely affected.
2) To prevent the occurrence of erroneous operation caused by noise, attention must
be paid to satisfy VIL, VIH specification values, including taking the precaution of
using signal cables that are short.
3) The liquid crystal display exhibits temperature dependency characteristics. Since
recognition of the display becomes difficult when the LCD is used outside its
designated operating temperature range, be sure to use the LCD within this range.
Also, keep in mind that the LCD driving voltage levels necessary for clear displays
will vary according to temperature.
4) Sufficiently notice the mutual noise interference occurred by peripheral devices.
5) To cope with EMI, take measures basically on outputting side.
6) If DC is impressed on the liquid crystal display panel, display definition is rapidly
deteriorated by the electrochemical reaction that occurs inside the liquid crystal
display panel. To eliminate the opportunity of DC impressing, be sure to maintain
the AC characteristics of the input signals sent to the LCD Module.
10.4 Others
1) Liquid crystals solidify under low temperatures (below the storage temperature
range) leading to defective orientation or the generation of air bubbles (black or
white).
Air bubbles may also be generated if the LCD module is subjected to a strong
shock at a low temperature.
2) If the LCD modules have been operating for a long time showing the same display
patterns, the display patterns may remain on the screen as ghost images and a
slight contrast irregularity may also appear. A normal operating status can be
regained by suspending use for some time. It should be noted that this
phenomenon does not adversely affect performance reliability.
3) To minimize the performance degradation of the LCD modules resulting from
destruction caused by static electricity, etc., exercise care to avoid touching the
following sections when handling the module:
· Terminal electrode sections.
· Part of pattern wiring on TAB, etc.
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement