technical reference guide
april 2003
Compaq D315 and hp d325 Personal Computers
This document provides information on the design, architecture, function, and
capabilities of the Compaq D315 and the HP d325 Personal Computers.
This information may be used by engineers, technicians, administrators, or
anyone needing detailed information on the products covered.
Document Part Number 322898-002
This document is designed for printout in the 8 ½- x 11-inch format. The title block
below may can be copied and/or cut out and placed into a slip or taped onto the binder.
TRG
Compaq D315 and hp d325 Personal Computers
featuring the AMD Athlon XP processor
and NVidia NForce chipsets
Technical Reference Guide
NOTICE
© 2003 Hewlett-Packard Company
HP, Hewlett-Packard, and the Hewlett-Packard logo are trademarks of the Hewlett-Packard Company in the U.S.
and other countries.
Compaq, the Compaq logo, and iPAQ are trademarks of Hewlett-Packard Development Company, L.P. in the U.S.
and other countries.
Microsoft, MS-DOS, Windows, Windows NT are trademarks of Microsoft Corporation in the United States and
other countries.
AMD, Athlon XP, and Duron are trademarks or registered trademarks of Advanced Micro Devices, Incorporated.
Intel, Pentium, Intel Inside, and Celeron are trademarks of Intel Corporation in the U. S. and/or other countries.
Adobe, Acrobat, and Acrobat Reader are trademarks or registered trademarks of Adobe Systems Incorporated.
All other product names mentioned herein may be trademarks of their respective companies.
Hewlett-Packard Company shall not be liable for technical or editorial errors or omissions contained herein of for
incidental or consequential damages in connection with the furnishing, performance, or use of this material. The
information in this document is provided “as is” without warranty of any kind, including, but not limited to, the
implied warranties of merchantability and fitness for a particular purpose, and is subject to change without notice.
The warranties for HP products are set forth in the express limited warranty statement accompanying such
products. Nothing herein should be construed as constituting an additional warranty.
This document contains proprietary information protected by copyright. No part of this document may be
photocopied, reproduced, or translated to another language without the prior written consent of Hewlett-Packard
Company.
!
CAUTION: Text set off in this manner indicates that failure to follow directions could
result in damage to equipment or loss of information.
NOTE: Text set off in this manner provides information that may be helpful or may
require deserves special attention by the reader.
Technical Reference Guide
For the
Compaq D315 and hp d325 Personal Computers
Second Edition - April 2003
Document Part Number 322898-002
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
i
Technical Reference Guide
ii
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition –- April 2003
Technical Reference Guide
TABLE OF CONTENTS
CHAPTER 1 INTRODUCTION ..................................................................................................................
1.1
ABOUT THIS GUIDE ................................................................................................................ 1-1
1.1.1
ONLINE VIEWING............................................................................................................ 1-1
1.1.2
HARDCOPY ....................................................................................................................... 1-1
1.2
ADDITIONAL INFORMATION SOURCES............................................................................. 1-2
1.3
MODEL NUMBERING CONVENTION ................................................................................... 1-2
1.3.1
COMPAQ MODEL NUMBERING CONVENTION......................................................... 1-2
1.3.2
hp MODEL NUMBERING CONVENTION...................................................................... 1-3
1.4
SERIAL NUMBER ..................................................................................................................... 1-3
1.5
NOTATIONAL CONVENTIONS.............................................................................................. 1-3
1.5.1
VALUES ............................................................................................................................. 1-4
1.5.2
RANGES ............................................................................................................................. 1-4
1.5.3
REGISTER NOTATION AND USAGE ............................................................................ 1-4
1.5.4
BIT NOTATION AND BYTE VALUES ........................................................................... 1-4
1.6
COMMON ACRONYMS AND ABBREVIATIONS ................................................................. 1-5
CHAPTER 2 SYSTEM OVERVIEW ..........................................................................................................
2.1
INTRODUCTION....................................................................................................................... 2-1
2.2
FEATURES AND OPTIONS...................................................................................................... 2-2
2.2.1
STANDARD FEATURES .................................................................................................. 2-2
2.2.2
OPTIONS ............................................................................................................................ 2-3
2.3
MECHANICAL DESIGN ........................................................................................................... 2-4
2.3.1
CABINET LAYOUTS ........................................................................................................ 2-4
2.3.2
CHASSIS LAYOUT ........................................................................................................... 2-6
2.3.3
BOARD LAYOUTS ........................................................................................................... 2-7
2.4
SYSTEM ARCHITECTURE ...................................................................................................... 2-8
2.4.1
AMD ATHLON XP PROCESSOR .................................................................................. 2-10
2.4.2
CHIPSET........................................................................................................................... 2-11
2.4.3
SUPPORT COMPONENTS.............................................................................................. 2-11
2.4.4
SYSTEM MEMORY ........................................................................................................ 2-12
2.4.5
MASS STORAGE............................................................................................................. 2-12
2.4.6
SERIAL AND PARALLEL INTERFACES ..................................................................... 2-12
2.4.7
UNIVERSAL SERIAL BUS INTERFACE...................................................................... 2-12
2.4.8
NETWORK INTERFACE CONTROLLER..................................................................... 2-13
2.4.9
GRAPHICS SUBSYSTEM............................................................................................... 2-13
2.4.10 AUDIO SUBSYSTEM...................................................................................................... 2-14
2.5
SPECIFICATIONS ................................................................................................................... 2-14
Compaq D315 and hp d325 Personal Computers iii
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
CHAPTER 3 PROCESSOR/MEMORY SUBSYSTEM.............................................................................
3.1
INTRODUCTION....................................................................................................................... 3-1
3.2
ATHLON XP PROCESSOR ....................................................................................................... 3-2
3.2.1
PROCESSOR OVERVIEW ................................................................................................ 3-2
3.2.2
PROCESSOR UPGRADING.............................................................................................. 3-4
3.3
MEMORY SUBSYSTEM........................................................................................................... 3-5
CHAPTER 4 SYSTEM SUPPORT ..............................................................................................................
4.1
INTRODUCTION....................................................................................................................... 4-1
4.2
PCI BUS OVERVIEW ................................................................................................................ 4-2
4.2.1
PCI BUS TRANSACTIONS............................................................................................... 4-3
4.2.2
PCI BUS MASTER ARBITRATION ................................................................................. 4-6
4.2.3
OPTION ROM MAPPING ................................................................................................. 4-7
4.2.4
PCI INTERRUPTS.............................................................................................................. 4-7
4.2.5
PCI POWER MANAGEMENT SUPPORT........................................................................ 4-7
4.2.6
PCI SUB-BUSSES .............................................................................................................. 4-7
4.2.7
PCI CONNECTOR ............................................................................................................. 4-8
4.3
AGP BUS OVERVIEW .............................................................................................................. 4-9
4.3.1
BUS TRANSACTIONS ...................................................................................................... 4-9
4.3.2
AGP CONNECTOR.......................................................................................................... 4-13
4.4
SYSTEM RESOURCES ........................................................................................................... 4-14
4.4.1
INTERRUPTS................................................................................................................... 4-14
4.4.2
DIRECT MEMORY ACCESS.......................................................................................... 4-18
4.5
SYSTEM CLOCK DISTRIBUTION ........................................................................................ 4-21
4.6
REAL-TIME CLOCK AND CONFIGURATION MEMORY.................................................. 4-22
4.6.1
CLEARING CMOS........................................................................................................... 4-22
4.6.2
CMOS ARCHIVE AND RESTORE................................................................................. 4-23
4.6.3
STANDARD CMOS LOCATIONS ................................................................................. 4-23
4.7
SYSTEM MANAGEMENT...................................................................................................... 4-24
4.7.1
SECURITY FUNCTIONS ................................................................................................ 4-24
4.7.2
POWER MANAGEMENT ............................................................................................... 4-26
4.7.3
SYSTEM STATUS ........................................................................................................... 4-26
4.7.4
THERMAL SENSING AND COOLING ......................................................................... 4-27
4.8
REGISTER MAP AND MISCELLANEOUS FUNCTIONS .................................................... 4-30
4.8.1
SYSTEM I/O MAP ........................................................................................................... 4-30
4.8.2
LPC47B367 I/O CONTROLLER FUNCTIONS .............................................................. 4-31
iv
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition –- April 2003
Technical Reference Guide
CHAPTER 5 INPUT/OUTPUT INTERFACES..........................................................................................
5.1
INTRODUCTION....................................................................................................................... 5-1
5.2
ENHANCED IDE INTERFACE ................................................................................................. 5-1
5.2.1
IDE PROGRAMMING ....................................................................................................... 5-1
5.2.2
IDE CONNECTOR ............................................................................................................. 5-3
5.3
DISKETTE DRIVE INTERFACE .............................................................................................. 5-4
5.3.1
DISKETTE DRIVE PROGRAMMING.............................................................................. 5-5
5.3.2
DISKETTE DRIVE CONNECTOR ................................................................................... 5-7
5.4
SERIAL INTERFACE ................................................................................................................ 5-8
5.4.1
SERIAL CONNECTOR...................................................................................................... 5-8
5.4.2
SERIAL INTERFACE PROGRAMMING......................................................................... 5-9
5.5
PARALLEL INTERFACE ........................................................................................................ 5-11
5.5.1
STANDARD PARALLEL PORT MODE ........................................................................ 5-11
5.5.2
ENHANCED PARALLEL PORT MODE........................................................................ 5-12
5.5.3
EXTENDED CAPABILITIES PORT MODE .................................................................. 5-12
5.5.4
PARALLEL INTERFACE PROGRAMMING ................................................................ 5-13
5.5.5
PARALLEL INTERFACE CONNECTOR ...................................................................... 5-15
5.6
KEYBOARD/POINTING DEVICE INTERFACE................................................................... 5-16
5.6.1
KEYBOARD INTERFACE OPERATION ...................................................................... 5-16
5.6.2
POINTING DEVICE INTERFACE OPERATION .......................................................... 5-18
5.6.3
KEYBOARD/POINTING DEVICE INTERFACE PROGRAMMING .......................... 5-18
5.6.4
KEYBOARD/POINTING DEVICE INTERFACE CONNECTOR ................................. 5-21
5.7
UNIVERSAL SERIAL BUS INTERFACE .............................................................................. 5-22
5.7.1
USB DATA FORMATS ................................................................................................... 5-23
5.7.2
USB PROGRAMMING .................................................................................................... 5-24
5.7.3
USB CONNECTOR .......................................................................................................... 5-25
5.7.4
USB CABLE DATA ......................................................................................................... 5-25
5.8
AUDIO SUBSYSTEM.............................................................................................................. 5-26
5.8.1
FUNCTIONAL ANALYSIS............................................................................................. 5-26
5.8.2
AC97 AUDIO CONTROLLER ........................................................................................ 5-28
5.8.3
AC97 LINK BUS .............................................................................................................. 5-28
5.8.4
AUDIO CODEC................................................................................................................ 5-29
5.8.5
AUDIO PROGRAMMING............................................................................................... 5-30
5.8.6
AUDIO SPECIFICATIONS ............................................................................................. 5-31
5.9
NETWORK INTERFACE CONTROLLER ............................................................................. 5-32
5.9.1
WAKE ON LAN SUPPORT............................................................................................. 5-33
5.9.2
ALERT ON LAN SUPPORT............................................................................................ 5-33
5.9.3
POWER MANAGEMENT SUPPORT............................................................................. 5-34
5.9.4
NIC PROGRAMMING..................................................................................................... 5-35
5.9.5
NIC CONNECTOR........................................................................................................... 5-36
5.9.6
NIC SPECIFICATIONS ................................................................................................... 5-36
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
v
Technical Reference Guide
CHAPTER 6 INTREGRATED GRAPHICS SUBSYSTEM......................................................................
6.1
6.2
6.3
6.4
6.5
6.6
INTRODUCTION....................................................................................................................... 6-1
FUNCTIONAL DESCRIPTION................................................................................................. 6-2
DISPLAY MODES ..................................................................................................................... 6-4
PROGRAMMING....................................................................................................................... 6-5
UPGRADING IGP-BASED GRAPHICS ................................................................................... 6-5
VGA MONITOR CONNECTOR................................................................................................ 6-6
CHAPTER 7 POWER SUPPLY AND DISTRIBUTION...........................................................................
7.1
INTRODUCTION....................................................................................................................... 7-1
7.2
POWER SUPPLY ASSEMBLY/CONTROL ............................................................................. 7-1
7.2.1
POWER SUPPLY ASSEMBLY ......................................................................................... 7-2
7.2.2
POWER CONTROL ........................................................................................................... 7-3
7.2.3
POWER MANAGEMENT ................................................................................................. 7-5
7.3
POWER DISTRIBUTION .......................................................................................................... 7-6
7.3.1
3.3/5/12 VDC DISTRIBUTION.......................................................................................... 7-6
7.3.2
LOW VOLTAGE PRODUCTION/DISTRIBUTION ........................................................ 7-8
7.4
SIGNAL DISTRIBUTION.......................................................................................................... 7-9
CHAPTER 8 SYSTEM BIOS .......................................................................................................................
8.1
INTRODUCTION....................................................................................................................... 8-1
8.2
ROM FLASHING/UPGRADING............................................................................................... 8-2
8.3
BOOT FUNCTIONS ................................................................................................................... 8-3
8.3.1
BOOT DEVICE ORDER .................................................................................................... 8-3
8.3.2
NETWORK BOOT (F12) SUPPORT................................................................................. 8-3
8.3.3
MEMORY DETECTION AND CONFIGURATION ........................................................ 8-4
8.3.4
BOOT ERROR CODES...................................................................................................... 8-4
8.4
SETUP UTILITY ........................................................................................................................ 8-5
8.5
CLIENT MANAGEMENT FUNCTIONS ................................................................................ 8-11
8.5.1
SYSTEM ID AND ROM TYPE ....................................................................................... 8-13
8.5.2
EDID RETRIEVE ............................................................................................................. 8-13
8.5.3
TEMPERATURE STATUS .............................................................................................. 8-14
8.5.4
DRIVE FAULT PREDICTION ........................................................................................ 8-14
8.6
POWER MANAGEMENT FUNCTIONS ................................................................................ 8-14
8.6.1
INDEPENDENT PM SUPPORT (D315 only) ................................................................. 8-14
8.6.2
ACPI SUPPORT ............................................................................................................... 8-16
8.7
USB LEGACY SUPPORT ........................................................................................................ 8-16
vi
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition –- April 2003
Technical Reference Guide
APPENDIX A ERROR MESSAGES AND CODES............................................................................ A-1
A.1
A.2
A.3
A.4
A.5
A.6
A.7
A.8
A.9
A.10
A.11
A.12
A.13
A.14
A.15
A.16
A.17
A.18
A.19
A.20
INTRODUCTION...................................................................................................................... A-1
BEEP/KEYBOARD LED CODES............................................................................................. A-1
POWER-ON SELF TEST (POST) MESSAGES........................................................................ A-2
SYSTEM ERROR MESSAGES (1XX-XX)................................................................................. A-3
MEMORY ERROR MESSAGES (2XX-XX)............................................................................... A-4
KEYBOARD ERROR MESSAGES (30X-XX)........................................................................... A-4
PRINTER ERROR MESSAGES (4XX-XX)................................................................................ A-5
VIDEO (GRAPHICS) ERROR MESSAGES (5XX-XX)............................................................. A-5
DISKETTE DRIVE ERROR MESSAGES (6XX-XX) ................................................................ A-6
SERIAL INTERFACE ERROR MESSAGES (11XX-XX)...................................................... A-6
MODEM COMMUNICATIONS ERROR MESSAGES (12XX-XX) ..................................... A-7
SYSTEM STATUS ERROR MESSAGES (16XX-XX) ........................................................... A-8
HARD DRIVE ERROR MESSAGES (17XX-XX) .................................................................. A-8
HARD DRIVE ERROR MESSAGES (19XX-XX) .................................................................. A-9
VIDEO (GRAPHICS) ERROR MESSAGES (24XX-XX)....................................................... A-9
AUDIO ERROR MESSAGES (3206-XX) ............................................................................ A-10
DVD/CD-ROM ERROR MESSAGES (33XX-XX)............................................................... A-10
NETWORK INTERFACE ERROR MESSAGES (60XX-XX).............................................. A-10
SCSI INTERFACE ERROR MESSAGES (65XX-XX, 66XX-XX, 67XX-XX)......................... A-11
POINTING DEVICE INTERFACE ERROR MESSAGES (8601-XX) ................................ A-11
APPENDIX B ASCII CHARACTER SET ..................................................................................................
B.1
INTRODUCTION.......................................................................................................................B-1
APPENDIX C KEYBOARD .........................................................................................................................
C.1
INTRODUCTION.......................................................................................................................C-1
C.2
KEYSTROKE PROCESSING ....................................................................................................C-2
C.2.1
PS/2-TYPE KEYBOARD TRANSMISSIONS ..................................................................C-3
C.2.2
USB-TYPE KEYBOARD TRANSMISSIONS ..................................................................C-4
C.2.3
KEYBOARD LAYOUTS ...................................................................................................C-5
C.2.4
KEYS...................................................................................................................................C-8
C.2.5
KEYBOARD COMMANDS ............................................................................................C-11
C.2.6
SCAN CODES ..................................................................................................................C-11
C.3
CONNECTORS ........................................................................................................................C-16
Compaq D315 and hp d325 Personal Computers vii
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
APPENDIX D COMPAQ/INTEL NETWORK INTERFACE CONTROLLER ADAPTERS ..............
D.1
INTRODUCTION...................................................................................................................... D-1
D.2
FUNCTIONAL DESCRIPTION................................................................................................ D-2
D.2.1
AOL FUNCTION............................................................................................................... D-3
D.2.2
WAKE UP FUNCTIONS................................................................................................... D-3
D.2.3
IPSEC FUNCTION ............................................................................................................ D-4
D.3
POWER MANAGEMENT SUPPORT ...................................................................................... D-5
D.3.1
APM ENVIRONMENT ..................................................................................................... D-5
D.3.2
ACPI ENVIRONMENT..................................................................................................... D-5
D.4
ADAPTER PROGRAMMING.................................................................................................. D-6
D.4.1
CONFIGURATION ........................................................................................................... D-6
D.4.2
CONTROL ......................................................................................................................... D-6
D.5
NETWORK CONNECTOR....................................................................................................... D-7
D.6
ADAPTER SPECIFICATIONS ................................................................................................. D-7
viii Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition –- April 2003
Technical Reference Guide
LIST OF FIGURES
FIGURE 2-1. COMPAQ D315 AND HP D325 PERSONAL COMPUTERS ............................................................ 2-1
FIGURE 2-2. CABINET LAYOUT, FRONT VIEWS ........................................................................................... 2-4
FIGURE 2-3. CABINET LAYOUT , REAR VIEWS ............................................................................................ 2-5
FIGURE 2-4. CHASSIS LAYOUT, LEFT SIDE VIEW ......................................................................................... 2-6
FIGURE 2-5. SYSTEM BOARD LAYOUTS ....................................................................................................... 2-7
FIGURE 2-6. SYSTEM ARCHITECTURE, BLOCK DIAGRAM ........................................................................... 2-9
FIGURE 2-7. HEAT SINK, PROCESSOR, AND SOCKET ASSEMBLIES............................................................. 2-10
FIGURE 3–1. PROCESSOR/MEMORY SUBSYSTEM ARCHITECTURE ............................................................... 3-1
FIGURE 3–2. AMD ATHLON XP PROCESSOR INTERNAL ARCHITECTURE AND KEY STATISTICS. ................ 3-3
FIGURE 3–3. SYSTEM MEMORY MAP .......................................................................................................... 3-7
FIGURE 4-1. PCI BUS DEVICES AND FUNCTIONS ......................................................................................... 4-2
FIGURE 4-2. CONFIGURATION CYCLE ......................................................................................................... 4-4
FIGURE 4-3. PCI CONFIGURATION SPACE MAPPING ................................................................................... 4-5
FIGURE 4-4. PCI BUS CONNECTOR (32-BIT TYPE)...................................................................................... 4-8
FIGURE 4-5. AGP 1X DATA TRANSFER (PEAK TRANSFER RATE: 266 MB/S) ........................................... 4-10
FIGURE 4-6. AGP 2X DATA TRANSFER (PEAK TRANSFER RATE: 532 MB/S) ........................................... 4-11
FIGURE 4-7. AGP 4X DATA TRANSFER (PEAK TRANSFER RATE: 1064 MB/S) ......................................... 4-11
FIGURE 4-8. AGP 8X DATA TRANSFER (PEAK TRANSFER RATE: 2128 MB/S) ......................................... 4-12
FIGURE 4-9. AGP BUS CONNECTOR ......................................................................................................... 4-13
FIGURE 4-10. MASKABLE INTERRUPT PROCESSING, BLOCK DIAGRAM ..................................................... 4-14
FIGURE 4-11. CONFIGURATION MEMORY MAP ......................................................................................... 4-22
FIGURE 4-12. D315 MODEL FAN CONTROL BLOCK DIAGRAM .................................................................. 4-28
FIGURE 4-13. D325 MODEL FAN CONTROL FUNCTIONAL BLOCK DIAGRAM ............................................. 4-29
FIGURE 5-1. 40-PIN PRIMARY IDE CONNECTOR (ON SYSTEM BOARD)........................................................ 5-3
FIGURE 5-2. 34-PIN DISKETTE DRIVE CONNECTOR. ................................................................................... 5-7
FIGURE 5-3. SERIAL INTERFACE CONNECTOR (MALE DB-9 AS VIEWED FROM REAR OF CHASSIS) .............. 5-8
FIGURE 5-4. PARALLEL INTERFACE CONNECTOR (FEMALE DB-25 AS VIEWED FROM REAR OF CHASSIS).. 5-15
FIGURE 5-5. 8042-TO-KEYBOARD TRANSMISSION OF CODE EDH, TIMING DIAGRAM .............................. 5-16
FIGURE 5-6. KEYBOARD OR POINTING DEVICE INTERFACE CONNECTOR .................................................. 5-21
FIGURE 5-7. USB I/F BLOCK DIAGRAM AND DIFFERENCE MATRIX.......................................................... 5-22
FIGURE 5-8. USB PACKET FORMATS ........................................................................................................ 5-23
FIGURE 5-9. UNIVERSAL SERIAL BUS CONNECTOR .................................................................................. 5-25
FIGURE 5-10. AUDIO SUBSYSTEM FUNCTIONAL BLOCK DIAGRAM ........................................................... 5-27
FIGURE 5-11. AC’97 LINK BUS PROTOCOL .............................................................................................. 5-28
FIGURE 5-12. AUDIO CODEC FUNCTIONAL BLOCK DIAGRAM AND DIFFERENCE MATRIX ........................ 5-29
FIGURE 5-13. NETWORK INTERFACE CONTROLLER BLOCK DIAGRAM ...................................................... 5-32
FIGURE 5-14. ETHERNET TPE CONNECTOR (RJ-45, VIEWED FROM CARD EDGE) ...................................... 5-36
FIGURE 6-1. IGP-BASED GRAPHICS, BLOCK DIAGRAM ............................................................................... 6-2
FIGURE 6-2. IGP GRAPHICS CONTROLLER BLOCK DIAGRAM AND DIFFERENCE MATRIX............................ 6-3
FIGURE 6-3. VGA MONITOR CONNECTOR, (FEMALE DB-15, AS VIEWED FROM REAR). ............................... 6-6
FIGURE 7-1. POWER DISTRIBUTION AND CONTROL, BLOCK DIAGRAM......................................................... 7-1
FIGURE 7-2. D315 MODEL POWER CABLE DIAGRAM .................................................................................. 7-6
FIGURE 7-3. D325 MODEL POWER CABLE DIAGRAM .................................................................................. 7-7
FIGURE 7-4. LOW VOLTAGE SUPPLY AND DISTRIBUTION DIAGRAM ........................................................... 7-8
FIGURE 7-5. SIGNAL DISTRIBUTION DIAGRAM ........................................................................................... 7-9
FIGURE 7-6. MISCELLANEOUS HEADER PINOUTS...................................................................................... 7-10
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
ix
Technical Reference Guide
FIGURE C–1. KEYSTROKE PROCESSING ELEMENTS, BLOCK DIAGRAM .......................................................C-2
FIGURE C–2. PS/2 KEYBOARD-TO-SYSTEM TRANSMISSION, TIMING DIAGRAM ........................................C-3
FIGURE C–3. U.S. ENGLISH (101-KEY) KEYBOARD KEY POSITIONS ..........................................................C-5
FIGURE C–4. NATIONAL (102-KEY) KEYBOARD KEY POSITIONS ...............................................................C-5
FIGURE C–5. U.S. ENGLISH WINDOWS (101W-KEY) KEYBOARD KEY POSITIONS .....................................C-6
FIGURE C–6. NATIONAL WINDOWS (102W-KEY) KEYBOARD KEY POSITIONS ..........................................C-6
FIGURE C–7. 7-BUTTON EASY ACCESS KEYBOARD LAYOUT .....................................................................C-7
FIGURE C–8. 8-BUTTON EASY ACCESS KEYBOARD LAYOUT .....................................................................C-7
FIGURE C–9. PS/2 KEYBOARD CABLE CONNECTOR (MALE) ....................................................................C-16
FIGURE C–10. USB KEYBOARD CABLE CONNECTOR (MALE) ..................................................................C-16
FIGURE D-1. INTEL PRO/100+ OR PRO/100 S MANAGEMENT ADAPTER CARD LAYOUT ........................... D-1
FIGURE D-2. INTEL PRP/100+ MANAGEMENT ADAPTER, BLOCK DIAGRAM .............................................. D-2
FIGURE D-3. ETHERNET TPE CONNECTOR (RJ-45, VIEWED FROM CARD EDGE)........................................ D-7
x
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition –- April 2003
Technical Reference Guide
LIST OF TABLES
TABLE 1–1. ACRONYMS AND ABBREVIATIONS ........................................................................................... 1-5
TABLE 2-1. FEATURE DIFFERENCE MATRIX ................................................................................................. 2-2
TABLE 2-2. FEATURE DIFFERENCE MATRIX ................................................................................................. 2-8
TABLE 2-3. CHIPSET FUNCTIONS ................................................................................................................ 2-11
TABLE 2-4. SUPPORT COMPONENT FUNCTIONS .......................................................................................... 2-11
TABLE 2-5. STANDARD GRAPHICS SUBSYSTEM COMPARISON ................................................................... 2-13
TABLE 2-6. ENVIRONMENTAL SPECIFICATIONS .......................................................................................... 2-14
TABLE 2-7. ELECTRICAL SPECIFICATIONS .................................................................................................. 2-14
TABLE 2-8. PHYSICAL SPECIFICATIONS ...................................................................................................... 2-15
TABLE 2-9. DISKETTE DRIVE SPECIFICATIONS ........................................................................................... 2-15
TABLE 2-10. OPTICAL DRIVE SPECIFICATIONS ........................................................................................... 2-16
TABLE 2-11. HARD DRIVE SPECIFICATIONS ............................................................................................... 2-16
TABLE 3–1. SPD ADDRESS MAP (SDRAM DIMM) .................................................................................... 3-6
TABLE 4-1. PCI DEVICE CONFIGURATION ACCESS ..................................................................................... 4-4
TABLE 4-2. PCI BUS MASTERING DEVICES ................................................................................................ 4-6
TABLE 4-3. PCI BUS CONNECTOR PINOUT ................................................................................................... 4-8
TABLE 4-4. AGP BUS CONNECTOR PINOUT .............................................................................................. 4-13
TABLE 4-5. MASKABLE INTERRUPT PRIORITIES AND ASSIGNMENTS......................................................... 4-15
TABLE 4-6. MASKABLE INTERRUPT CONTROL REGISTERS........................................................................ 4-16
TABLE 4-7. DEFAULT DMA CHANNEL ASSIGNMENTS.............................................................................. 4-18
TABLE 4-8. DMA PAGE REGISTER ADDRESSES ........................................................................................ 4-19
TABLE 4-9. DMA CONTROLLER REGISTERS ............................................................................................. 4-20
TABLE 4-10. CLOCK GENERATION AND DISTRIBUTION ............................................................................ 4-21
TABLE 4-11. CONFIGURATION MEMORY (CMOS) MAP ........................................................................... 4-23
TABLE 4-12. SYSTEM BOOT/ROM FLASH STATUS LED INDICATIONS ...................................................... 4-26
TABLE 4-13. SYSTEM OPERATIONAL STATUS LED INDICATION................................................................ 4-27
TABLE 4-14. SYSTEM I/O MAP ................................................................................................................. 4-30
TABLE 4-15 LPC47B367 I/O CONTROLLER REGISTERS ............................................................................ 4-31
TABLE 5–1. IDE PCI CONFIGURATION REGISTERS ..................................................................................... 5-2
TABLE 5–2. IDE BUS MASTER CONTROL REGISTERS ................................................................................. 5-2
TABLE 5–3. 40-PIN PRIMARY IDE CONNECTOR PINOUT ............................................................................ 5-3
TABLE 5–4. DISKETTE DRIVE CONTROLLER CONFIGURATION REGISTERS ................................................. 5-5
TABLE 5–5. DISKETTE DRIVE INTERFACE CONTROL REGISTERS ................................................................ 5-6
TABLE 5–6. 34-PIN DISKETTE DRIVE CONNECTOR PINOUT ........................................................................ 5-7
TABLE 5–7. DB-9 SERIAL CONNECTOR PINOUT ......................................................................................... 5-8
TABLE 5–8. SERIAL INTERFACE CONFIGURATION REGISTERS .................................................................... 5-9
TABLE 5–9. SERIAL INTERFACE CONTROL REGISTERS.............................................................................. 5-10
TABLE 5–10. PARALLEL INTERFACE CONFIGURATION REGISTERS ........................................................... 5-13
TABLE 5–11. PARALLEL INTERFACE CONTROL REGISTERS ...................................................................... 5-14
TABLE 5–12. DB-25 PARALLEL CONNECTOR PINOUT .............................................................................. 5-15
TABLE 5–13. 8042-TO-KEYBOARD COMMANDS ...................................................................................... 5-17
TABLE 5–14. KEYBOARD INTERFACE CONFIGURATION REGISTERS .......................................................... 5-18
TABLE 5–15. CPU COMMANDS TO THE 8042........................................................................................... 5-20
TABLE 5–16. KEYBOARD/POINTING DEVICE CONNECTOR PINOUT ........................................................... 5-21
TABLE 5–17. USB INTERFACE CONFIGURATION REGISTERS .................................................................... 5-24
TABLE 5–18. USB CONTROL REGISTERS .................................................................................................. 5-24
Compaq D315 and hp d325 Personal Computers xi
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
TABLE 5–19.
TABLE 5–20.
TABLE 5–21.
TABLE 5–22.
TABLE 5–23.
TABLE 5–24.
TABLE 5–25.
TABLE 5–26.
TABLE 5–27.
USB CONNECTOR PINOUT ................................................................................................... 5-25
USB CABLE LENGTH DATA ................................................................................................ 5-25
AC’97 AUDIO CONTROLLER PCI CONFIGURATION REGISTERS ........................................... 5-30
AC’97 AUDIO CODEC CONTROL REGISTERS ....................................................................... 5-30
AUDIO SUBSYSTEM SPECIFICATIONS ................................................................................... 5-31
AOL EVENTS ...................................................................................................................... 5-33
NIC CONTROLLER PCI CONFIGURATION REGISTERS .......................................................... 5-35
NIC CONTROL REGISTERS ................................................................................................... 5-35
82559 NIC OPERATING SPECIFICATIONS ............................................................................. 5-36
TABLE 6-1. 845G-BASED GRAPHICS DISPLAY MODES ............................................................................... 6-4
TABLE 6-2. 815E-BASED GRAPHICS CONTROLLER PCI CONFIGURATION REGISTERS ................................ 6-5
TABLE 6-3. DB-15 MONITOR CONNECTOR PINOUT...................................................................................... 6-6
TABLE 7-1. 220-WATT POWER SUPPLY ASSEMBLY SPECIFICATIONS .......................................................... 7-2
TABLE 7-2. 240-WATT POWER SUPPLY ASSEMBLY SPECIFICATIONS ......................................................... 7-2
TABLE 7-3. SYSTEM POWER STATES........................................................................................................... 7-5
TABLE 8-1. BOOT BLOCK CODES ................................................................................................................. 8-2
TABLE 8-2. BOOT ERROR CODES.................................................................................................................. 8-4
TABLE 8-3. SETUP UTILITY FUNCTIONS ...................................................................................................... 8-5
TABLE 8-4. CLIENT MANAGEMENT FUNCTIONS (INT15) ......................................................................... 8-11
TABLE A–1. BEEP/KEYBOARD LED CODES .............................................................................................. A-1
TABLE A–2. POWER-ON SELF TEST (POST) MESSAGES ........................................................................... A-2
TABLE A–3. SYSTEM ERROR MESSAGES ................................................................................................... A-3
TABLE A–4. MEMORY ERROR MESSAGES ................................................................................................. A-4
TABLE A–5. KEYBOARD ERROR MESSAGES .............................................................................................. A-4
TABLE A–6. PRINTER ERROR MESSAGES................................................................................................... A-5
TABLE A–7. VIDEO (GRAPHICS) ERROR MESSAGES .................................................................................. A-5
TABLE A–8. DISKETTE DRIVE ERROR MESSAGES ..................................................................................... A-6
TABLE A–9. SERIAL INTERFACE ERROR MESSAGES .................................................................................. A-6
TABLE A–10. SERIAL INTERFACE ERROR MESSAGES ................................................................................ A-7
TABLE A–11. SYSTEM STATUS ERROR MESSAGES .................................................................................... A-8
TABLE A–12. HARD DRIVE ERROR MESSAGES.......................................................................................... A-8
TABLE A–13. HARD DRIVE ERROR MESSAGES.......................................................................................... A-9
TABLE A–14. VIDEO (GRAPHICS) ERROR MESSAGES ................................................................................ A-9
TABLE A–15. AUDIO ERROR MESSAGES ................................................................................................. A-10
TABLE A–16. DVD/CD-ROM DRIVE ERROR MESSAGES........................................................................ A-10
TABLE A–17. NETWORK INTERFACE ERROR MESSAGES ......................................................................... A-10
TABLE A–18. SCSI INTERFACE ERROR MESSAGES ................................................................................. A-11
TABLE A–19. POINTING DEVICE INTERFACE ERROR MESSAGES ............................................................. A-11
TABLE B-1. ASCII CHARACTER SET ............................................................................................................B-1
TABLE C–1. KEYBOARD-TO-SYSTEM COMMANDS ...................................................................................C-11
TABLE C–2. KEYBOARD SCAN CODES ......................................................................................................C-12
TABLE D-1. NIC CONTROLLER PCI CONFIGURATION REGISTERS ............................................................ D-6
TABLE D-2. NIC CONTROL REGISTERS ..................................................................................................... D-6
TABLE D-3. ADAPTER OPERATING SPECIFICATIONS ................................................................................... D-7
xii
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition –- April 2003
Technical Reference Guide
Chapter 1
INTRODUCTION
1.
Chapter 1 INTRODUCTION
1.1
ABOUT THIS GUIDE
This guide provides technical information about Compaq D315 and the HP d325 personal
computers, both which feature the AMD Athlon XP processor and an NVidia NForce series
chipset. This document describes in detail the system’s design and operation for programmers,
engineers, technicians, and system administrators, as well as end-users wanting detailed
information.
The chapters of this guide primarily describe the hardware and firmware elements and primarily
deal with the system board and the power supply assembly. The appendices contain general data
such as error codes and information about standard peripheral devices such as keyboards, graphics
cards, and communications adapters.
This guide can be used either as an online document or in hardcopy form.
1.1.1 ONLINE VIEWING
Online viewing allows for quick navigating and convenient searching through the document. A
color monitor will also allow the user to view the color shading used to highlight differential data.
A softcopy of the latest edition of this guide is available for downloading in .pdf file format at the
URL listed below:
http://www3.compaq.com/support/home/selectproduct.asp?destination+reflib&pid+-1
Viewing the file requires a copy of Adobe Acrobat Reader available at no charge from Adobe
Systems, Inc. at the following URL:
http://www.adobe.com
When viewing with Adobe Acrobat Reader, click on the (
) icon or "Bookmarks" tab to
display the navigation pane for quick access to particular places in the guide.
1.1.2 HARDCOPY
A hardcopy of this guide may be obtained by printing from the .pdf file. The document is
designed for printing in an 8 ½ x 11-inch format. Note that printing in black and white will lose
color shading used in some illustrations and tables.
Compaq D315 and hp d325 Personal Computers 1-1
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 1 Introduction
1.2
ADDITIONAL INFORMATION SOURCES
For more information on components mentioned in this guide refer to the indicated
manufacturers’ documentation, which may be available at the following online sources:
♦
♦
♦
♦
♦
♦
1.3
Hewlett-Packard Company: http://www.hp.com
Advanced Micro Devices, Inc: http://www.amd.com
NVIDIA Corporation: http://www.nvidia.com
Standard Microsystems Corporation: http://www.smsc.com
Texas Instruments Inc.: http://www.ti.com
USB user group: http://www.usb.org
MODEL NUMBERING CONVENTION
Two model numbering conventions (one for Compaq, one for HP) are used for the systems
covered in this guide.
1.3.1 COMPAQ MODEL NUMBERING CONVENTION
The model numbering convention for Compaq systems is as follows:
XXX/XNN/NN/N/NNNx
Removable storage: b = CD/CDRW, c = CD, d = DVD, r = CDRW, z = ZIP
Memory (in MB)
OS type: 2 = Windows 2000, 6 = Dual install, Windows NT 4.0 or 2000,
8 = Windows 98SE, P = Dual install Windows XP Pro/2000
Hard drive size (in GB)
Processor speed (2 digits in GHz)
Processor type: A = AMD Athlon XP
Form factor: D = desktop, m = Microtower, C = Convertible minitower
Model: D3 = D300 series
1-2 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
1.3.2 hp MODEL NUMBERING CONVENTION
The model numbering convention for HP systems is as follows:
dNNNsm/A2.06/NNNb+nyr/NNNX/XX1tNL
Security: Blank = mot included, L = Solenoid hood lock, K = TCPA chip, P = port control
NIC or Modem: N = NIC, M = modem, C = Combo N/M, Blank = integrated
Software Apps: o = Office XP Pro, t = Office XP Presonal, e = Office XP SBE
W = MS Word (EMEA only), u = MS Works 2003 (NA only)
OS: 1 – Linux, 2 = Win2000, 3 = XP Home, 4 = XP Pro
Graphics: Blank = integrated, v = DVI add in card, AA = GFrc2 MX200 64 MB,
AB = GFrc2 MX400 32 MB, AE = GFrc4 MX420 64 MB,
AF = Quadro4 200NVS, AG = Quadro4 400NVS,
AH = Quadro4 100NVS VGA, AJ = Quadro4 100NVA DVI,
AQ = GFrc4 MX440 64 MB
Memory speed: B = DDR266 single channel, C = DDR266 dual channel,
D = DDR333 single channel, E = DDR333 dual channel,
F = DDR400 single channel, G = DDR400 dual channel
Memory Amount: 3 digits, MB; 2 digits, GB
Removable storage: c = CD-ROM, d = DVD-ROM, q = DVD+RW, r = CDRW,
w = DVD/CDRW combo, z = ZIP drive, y = drive key,
n = no diskette drive, x = no removable storage, blank = diskette
nd
2 Hard drive (if installed)
Hard drive speed: a = 5400 rpm, b = 7200 rpm
Hard drive size (in GB)
Processor speed (2 or 3 digits in GHz)
Processor type: A = AMD Athlon XP
Form factor: D = desktop, m = Microtower, C = Convertible minitower
s = MS office software
Model: 325 = d325 series
1.4
SERIAL NUMBER
The unit’s serial number is located on a sticker placed on the exterior cabinet. The serial number
may also be read with the Compaq Diagnostics or Compaq Insight Manager utilities.
1.5
NOTATIONAL CONVENTIONS
The notational guidelines used in this guide are described in the following subsections.
Compaq D315 and hp d325 Personal Computers 1-3
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 1 Introduction
1.5.1 VALUES
Hexadecimal values are indicated by a numerical or alpha-numerical value followed by the letter
“h.” Binary values are indicated by a value of ones and zeros followed by the letter “b.”
Numerical values that have no succeeding letter can be assumed to be decimal unless otherwise
stated.
1.5.2 RANGES
Ranges or limits for a parameter are shown using the following methods:
Example A:
Example B:
Bits <7..4> = bits 7, 6, 5, and 4.
IRQ3-7, 9 = IRQ signals 3 through 7, and IRQ signal 9
1.5.3 REGISTER NOTATION AND USAGE
This guide uses standard Intel naming conventions in discussing the microprocessor’s (CPU)
internal registers. Registers that are accessed through programmable I/O using an indexing
scheme are indicated using the following format:
03C5.17h
Index port
Data port
In the example above, register 03C5.17h is accessed by writing the index port value 17h to the
index address (03C4h), followed by a write to or a read from port 03C5h.
1.5.4 BIT NOTATION AND BYTE VALUES
Bit designations are labeled between brackets (i.e., “bit <0 >”). Binary values are shown with the
most significant bit (MSb) on the far left, least significant bit (LSb) at the far right. Byte values in
hexadecimal are also shown with the MSB on the left, LSB on the right.
1-4 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
1.6
COMMON ACRONYMS AND ABBREVIATIONS
Table 1-1 lists the acronyms and abbreviations used in this guide.
Table 1–1. Acronyms and Abbreviations
Table 1-1.
Acronyms and Abbreviations
Acronym/Abbreviation
A
AC
ACPI
A/D
ADC
ADD
AGP
API
APIC
APM
AOL
ASIC
AT
ATA
ATAPI
AVI
AVGA
AWG
BAT
BCD
BIOS
bis
BNC
bps or b/s
BSP
BTO
CAS
CD
CD-ROM
CDS
CGA
Ch
cm
CMC
CMOS
Cntlr
Cntrl
codec
CPQ
CPU
CRIMM
CRT
CSM
Description
ampere
alternating current
Advanced Configuration and Power Interface
analog-to-digital
Analog-to-digital converter
AGP digital display (card)
Accelerated graphics port
application programming interface
Advanced Programmable Interrupt Controller
advanced power management
Alert-On-LAN™
application-specific integrated circuit
1) attention (modem commands) 2) 286-based PC architecture
AT attachment (IDE protocol)
AT attachment w/packet interface extensions
audio-video interleaved
Advanced VGA
American Wire Gauge (specification)
Basic assurance test
binary-coded decimal
basic input/output system
second/new revision
Bayonet Neill-Concelman (connector type)
bits per second
Bootstrap processor
Built to order
column address strobe
compact disk
compact disk read-only memory
compact disk system
color graphics adapter
Channel, chapter
centimeter
cache/memory controller
complimentary metal-oxide semiconductor (configuration memory)
controller
control
1. coder/decoder; 2. compressor/decompressor
Compaq
central processing unit
Continuity (blank) RIMM
cathode ray tube
Compaq system management / Compaq server management
Continued
Compaq D315 and hp d325 Personal Computers 1-5
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 1 Introduction
Table 1-1. Acronyms and Abbreviations Continued
Acronym/Abbreviation
DAC
DC
DCH
DDC
DDR
DIMM
DIN
DIP
DMA
DMI
dpi
DRAM
DRQ
DVI
EDID
EDO
EEPROM
EGA
EIA
EISA
EPP
EIDE
ESCD
EV
ExCA
FIFO
FL
FM
FPM
FPU
FPS
ft
GB
GMCH
GND
GPIO
GPOC
GPU
GART
GUI
h
HW
hex
Hz
ICH
IDE
IEEE
IF
I/F
IGP
Description
digital-to-analog converter
direct current
DOS compatibility hole
Display Data Channel
Double data rate (memory)
dual inline memory module
Deutche IndustriNorm (connector type)
dual inline package
direct memory access
Desktop management interface
dots per inch
dynamic random access memory
data request
Digital video interface
extended display identification data
extended data out (RAM type)
electrically eraseable PROM
enhanced graphics adapter
Electronic Industry Association
extended ISA
enhanced parallel port
enhanced IDE
Extended System Configuration Data (format)
Environmental Variable (data)
Exchangeable Card Architecture
first in / first out
flag (register)
frequency modulation
fast page mode (RAM type)
Floating point unit (numeric or math coprocessor)
Frames per second
Foot/feet
gigabyte
Graphics/memory controller hub
ground
general purpose I/O
general purpose open-collector
Graphics processing unit
Graphics address re-mapping table
graphic user interface
hexadecimal
hardware
hexadecimal
Hertz (cycles-per-second)
I/O controller hub
integrated drive element
Institute of Electrical and Electronic Engineers
interrupt flag
interface
Integrated graphics processor
Continued
1-6 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
Table 1-1. Acronyms and Abbreviations Continued
Acronym/Abbreviation
in
INT
I/O
IPL
IrDA
IRQ
ISA
Kb / KB
Kb/s
kg
KHz
kV
lb
LAN
LCD
LED
LPC
LSI
LSb / LSB
LUN
m
MCH
MCP
MMX
MPEG
ms
MSb / MSB
mux
MVA
MVW
n
NIC
NiMH
NMI
NRZI
ns
NT
NTSC
NVRAM
OS
PAL
PC
PCA
PCI
PCM
PCMCIA
Description
inch
interrupt
input/output
initial program loader
Infrared Data Association
interrupt request
industry standard architecture
kilobits / kilobytes (x 1024 bits / x 1024 bytes)
kilobits per second
kilogram
kilohertz
kilovolt
pound
local area network
liquid crystal display
light-emitting diode
Low pin count
large scale integration
least significant bit / least significant byte
logical unit (SCSI)
Meter
Memory controller hub
Media communication processor
multimedia extensions
Motion Picture Experts Group
millisecond
most significant bit / most significant byte
multiplex
motion video acceleration
motion video window
variable parameter/value
network interface card/controller
nickel-metal hydride
non-maskable interrupt
Non-return-to-zero inverted
nanosecond
nested task flag
National Television Standards Committee
non-volatile random access memory
operating system
1. programmable array logic 2. phase alternating line
Personal computer
Printed circuit assembly
peripheral component interconnect
pulse code modulation
Personal Computer Memory Card International Association
Continued
Compaq D315 and hp d325 Personal Computers 1-7
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 1 Introduction
Table 1-1. Acronyms and Abbreviations Continued
Acronym/Abbreviation
PFC
PIN
PIO
PN
POST
PROM
PTR
RAM
RAS
rcvr
RDRAM
RGB
RH
RMS
ROM
RPM
RTC
R/W
SCSI
SDR
SDRAM
SEC
SECAM
SF
SGRAM
SIMD
SIMM
SMART
SMI
SMM
SMRAM
SPD
SPDIF
SPN
SPP
SRAM
SSE
STN
SVGA
SW
Description
Power factor correction
personal identification number
Programmed I/O
Part number
power-on self test
programmable read-only memory
pointer
random access memory
row address strobe
receiver
(Direct) Rambus DRAM
red/green/blue (monitor input)
Relative humidity
root mean square
read-only memory
revolutions per minute
real time clock
Read/Write
small computer system interface
Singles data rate (memory)
Synchronous Dynamic RAM
Single Edge-Connector
sequential colour avec memoire (sequential color with memory)
sign flag
Synchronous Graphics RAM
Single instruction multiple data
single in-line memory module
Self Monitor Analysis Report Technology
system management interrupt
system management mode
system management RAM
serial presence detect
Sony/Philips Digital Interface (IEC-958 specification)
Spare part number
standard parallel port
static RAM
Streaming SIMD extensions
super twist pneumatic
super VGA
software
Continued
1-8 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
Table 1-1. Acronyms and Abbreviations Continued
Acronym/Abbreviation
TAD
TAFI
TCP
TF
TFT
TIA
TPE
TPI
TTL
TV
TX
UART
UDMA
URL
us / µs
USB
UTP
V
VAC
VDC
VESA
VGA
VLSI
VRAM
W
WOL
WRAM
ZF
ZIF
Description
telephone answering device
Temperature-sensing And Fan control Integrated circuit
tape carrier package
trap flag
thin-film transistor
Telecommunications Information Administration
twisted pair ethernet
track per inch
transistor-transistor logic
television
transmit
universal asynchronous receiver/transmitter
Ultra DMA
Uniform resource locator
microsecond
Universal Serial Bus
unshielded twisted pair
volt
Volts alternating current
Volts direct current
Video Electronic Standards Association
video graphics adapter
very large scale integration
Video RAM
watt
Wake-On-LAN
Windows RAM
zero flag
zero insertion force (socket)
Compaq D315 and hp d325 Personal Computers 1-9
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 1 Introduction
This page is intentionally blank.
1-10 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
Chapter 2
SYSTEM OVERVIEW
2. Chapter 2 SYSTEM OVERVIEW
2.1
INTRODUCTION
The Compaq D315 and HP d325 personal computers (Figure 2-1) deliver outstanding
manageability, serviceability, and compatibility for enterprise environments. Based on the AMD
Athlon XP processor and an NVidia NForce Chipset, these systems emphasize performance along
with industry compatibility. These models feature an architecture incorporating the PCI bus. All
models are easily upgradeable and expandable to keep pace with the needs of the office enterprise.
Compaq D315
hp d325
Figure 2-1. Compaq D315 and hp d325 Personal Computers
This chapter includes the following topics:
♦
♦
♦
♦
Features and options (2.2)
Mechanical design (2.3)
System architecture (2.4)
Specifications (2.5)
page 2-2
page 2-4
page 2-8
page 2-14
Compaq D315 and hp d325 Personal Computers 2-1
Featuring the AMD Athlon XP Processor
Second Edition - March 2003
Chapter 2 System Overview
2.2
FEATURES AND OPTIONS
This section describes the standard features and available options.
2.2.1 STANDARD FEATURES
The following standard features are included on all models:
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
AMD Athlon XP processor
Three full-height, full-length PCI slots
One AGP slot
3.5 inch, 1.44-MB diskette drive
IDE controller w/UATA/100 mode support
5 drive bays (two internal 3.5”, two internal 5.25”, one 3.5” diskette drive)
Hard drive fault prediction
Communications interfaces including:
• One serial interface
• One parallel interface
• One network interface
• Six USB interfaces
Plug ’n Play compatible (with ESCD support)
Intelligent Manageability support
Energy Star compliant
Security features including:
• Flash ROM Boot Block
• Diskette drive disable, boot disable, write protect
• Power-on password
• Administrator password
• Serial/parallel port disable
PS/2 Compaq Easy-Access keyboard w/Windows support
PS/2 Compaq Scroll Mouse
220-watt Power Supply
Available with Windows XP Home, XP Professional, or Mandrake Linux 8.2
Table 2-1 lists the differences between the Compaq D315 and hp d325 models.
Table 2-1. Feature Difference Matrix
Table 2-1.
Feature Difference Matrix
Feature
DIMM type support (max)
Standard graphics controller
AGP level of support
USB level of support
Multibay support?
Hood Sense/Hood Lock function?
Compaq D315
PC2100 DDR
Integrated GeForce2 MX
4X
1.1
No
No
2-2 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – March 2003
hp d325
PC2700 DDR
Integrated GeForce 4 MX
8X
2.0
Yes
Yes
Technical Reference Guide
2.2.2 OPTIONS
The following items are available as options for all models and may be included in the standard
configuration of some models:
♦
System Memory:
Model D315:
PC2100 64-MB DDR DIMM (unbuffered, non-ECC)
PC2100 128-MB DDR DIMM (unbuffered, non-ECC)
PC2100 256-MB DDR DIMM (unbuffered, non-ECC)
PC2100 512-MB DDR DIMM (unbuffered, non-ECC)
Model D325:
PC2700 64-MB DDR DIMM (unbuffered, non-ECC)
PC2700 128-MB DDR DIMM (unbuffered, non-ECC)
PC2700 256-MB DDR DIMM (unbuffered, non-ECC)
PC2700 512-MB DDR DIMM (unbuffered, non-ECC)
♦
Hard drives/controllers:
♦
Removeable media drives: 16x/10x/40x CD-RW drive
10x/40x Max DVD-ROM drive
LS-120 Super Disk drive
PCI DXR DVD Decoder kit
♦
Graphics Monitors:
20-, 40-, 60, or 80-GB UATA/100 hard drive
32-GB Wide Ultra3 SCSI hard drive
Compaq P700 17” CRT
Compaq P900 19” CRT
Compaq P1100 21” CRT
Compaq TFT5010 15” Flat Panel
Compaq TFT8020 18” Flat Panel
Compaq D315 and hp d325 Personal Computers 2-3
Featuring the AMD Athlon XP Processor
Second Edition - March 2003
Chapter 2 System Overview
2.3
MECHANICAL DESIGN
The following subsections describe the mechanical (physical) aspects of the Compaq D315 PC
and the HP Business PC d325 models.
!
CAUTION: Voltages are present within the system unit whenever the unit is plugged
into a live AC outlet, regardless of the system's “Power On” condition. Always
disconnect the power cable from the power outlet and/or from the system unit
before handling the system unit in any way.
NOTE: The following information is intended primarily for identification purposes
only. Before servicing these systems refer to the applicable Service Reference
Guide. Service personnel should review training materials also available on
these products.
2.3.1 CABINET LAYOUTS
2.3.1.1
Front Views
4
1
4
1
2
6
2
3
11
3
12
5
9
6
7
10
8
5
12
7
10
8
9
Compaq D315
Item
1
2
3
4
5
6
7
8
9
10
11
12
11
hp d325
Description
CD-ROM drive headphone jack
CD-ROM drive volume control
CD-ROM drive activity LED
CD-ROM drive open/close button
1.44-MB diskette drive activity LED
1.44-MB diskette drive eject button
Microphone In Jack
Headphone Out Jack
Universal Serial Bus Connectors (2)
Power LED
Power Button
Hard Drive Activity LED
Figure 2-2. Cabinet Layout, Front Views
2-4 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – March 2003
Technical Reference Guide
2.3.1.2
Rear Views
Figure 2-4 shows the rear view of the Compaq D315 and HP d325 systems.
2
2
1
1
5
3
4
4
12
7
5
6
10
8
11
9
6
12
7
11
9
9
10
hp d325
Compaq D315
Item
1
2
3
4
5
6
3
Description
AC voltage switch
AC power connector
Mouse connector
Keyboard connector
Serial connector
Parallel connector
Item
7
8
9
10
11
12
Description
VGA monitor connector
Audio microphone in jack
Audio line input jack
Audio line output jack
Network interface connector
USB ports (4)
Figure 2-3. Cabinet Layout, Rear Views
Compaq D315 and hp d325 Personal Computers 2-5
Featuring the AMD Athlon XP Processor
Second Edition - March 2003
Chapter 2 System Overview
2.3.2 CHASSIS LAYOUT
This section describes the internal layout of the chassis. For detailed information on servicing the
chassis refer to the multimedia training and/or the Service Reference Guide for these systems.
Figure 2-4 shows the layout for the Compaq D315 or hp d325 personal computers.
Power Supply
Externally Accessible
Drive Bays
Processor/Heat Sink/Fan
Assembly
Internal
Drive Bays
Chassis Fan
Front
Back
AGP Slot
Front Panel
Audio/USB
board
NIC Card [1] in PCI Slot 1
PCI Slot 2
PCI Slot 3
NOTES/LEGEND:
[1] If present.
D315 model (board mounted horizontally)
d325 model (board mounted veritically)
Figure 2-4. Chassis Layout, Left Side View
2-6 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – March 2003
Technical Reference Guide
2.3.3 BOARD LAYOUTS
Figure 2-5 shows the system boards.
1
2
3
4
5
6
7
29
8
9
1
10
3
4
37
8
5
9
6
11
2
29
11
30
12
28
12
26
13
27
27
13
14
26
15
25
16
10
36
17
24
16
23
21
24
17
18
23
22
21
20
34
19
33
D315
Item
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
NOTE8:
32 25
18
20
19
31
d325
Description
PCI slots
Front panel audio connector
Chassis fan connector
Audio jacks: Mic in (top), line in, line out
VGA connector
Parallel port connector
Serial port connector
USB ports [2]
Top: Mouse port; bottom: keyboard port
CD audio connector
Processor power
Processor socket
Processor fan connector
Fan ground control
Fan power control
DIMM sockets
Secondary ATA connector
Power supply connector
Diskette drive connector
Item
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
--
Description
Primary ATA connector
Battery
CMOS clear jumper
Front panel USB connector
Front panel power switch / LED connector
Password clear jumper
AGP slot
Safe mode jumper
PCI bus expansion connector [1]
Auxiliary audio connector
Serial port (COM1) conenc/tor
MultiBay connector
Hood sense connector
Hood lock connector
BIOS boot block connector
Fan CMD connector
Speaker audio connector
NIC connector (top), USB ports (2) bottom
--
[1] Not used in this system.
[2] D315 board, 4 stack; d325 board, 2 stack
Figure 2-5. System Board Layouts
Compaq D315 and hp d325 Personal Computers 2-7
Featuring the AMD Athlon XP Processor
Second Edition - March 2003
Chapter 2 System Overview
2.4
SYSTEM ARCHITECTURE
The Compaq D315 and HP d325 feature an architecture based on the AMD Athlon XP processor
and an NVidia NForce chipset (Figure 2-6).
The AMD Athlon XP processor features an x86-class CPU that uses a highly-pipelined
architecture to process a high volume of data per clock cycle to provide exceptional performance
in handling audio, video, and image files. Operating at speeds up to 2.13 GHz, the Athlon XP
processor is optimized for the Microsoft Windows XP operating system.
The D315 model uses a Nvidia NForce 220 chipset while the d325 model uses the NForce2 420
chipset. Both chipsets include the following functions and features:
♦
♦
♦
Athon XP processor support
Integrated Graphics Processor (IGP) providing:
• Integrated GeForce MX-class graphics controller
• AGP interface support for graphics upgrade
• SDRAM controller supporting two DDR DIMMs
Media & Communication Processor (MCP) providing:
• Two IDE controllers supporting up to four ATA100 storage devices
• Six USB ports
• AC link interface servicing the audio controller
• PCI bus controller supporting up to three 32-bit 33-MHz PCI expansion devices
• LPC bus interface serving the BIOS ROM and super I/O component
Table 2-1 lists the architectural differences between the D315 and d325 models:
Table 2-2. Feature Difference Matrix
Table 2-2.
Architectural Difference Matrix
Feature
Chipset type:
North Bridge Component
South Bridge Component
FSB speed (max)
DIMM type support (max)
Standard graphics controller
AGP level of support (max)
USB level of support (max)
Network Interface Controller
Multibay support?
Hood Sense/Hood Lock function?
Compaq D315
NForce 220
IGP-64
MCP
266 MHz
PC2100 DDR
Integrated GeForce2 MX
4X
1.1
Separate PCI card
No
No
hp d325
NForce2 420
IGP-128
MCP-2
333 MHz
PC2700 DDR
Integrated GeForce 4 MX
8X
2.0
Integrated
Yes
Yes
An STC LPC47B367 Super I/O Controller provides legacy PS/2 keyboard and mouse interfaces,
serial and parallel interfaces, and diskette drive interface functions.
2-8 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – March 2003
Technical Reference Guide
Athlon XP
Processor
FSB
NForce Chipset
Memory
Bus
North Bridge
Monitor
RGB
GeForce
MX Graphics
AGP Slot
AGP I/F
Hyper
Transport
Link
Bus
Pri.
IDE Bus
ATA100
Hard Drive
CD
Audio
Audio
Subsystem
Power
Supply
DDR
SDRAM
SDRAM
Cntlr.
Sec.
IDE Bus
Pri. IDE
Cntlr.
South
Sec. IDE Bridge
Cntlr.
NIC
Cntlr.
USB
Cntlrs.
TX/RX
Data
TX/RX
Data
LPC
Bus
Beep
Audio
AC’97
Link Bus
NIC
PHY
USB
I/F (6)
Serial
I/F
Parallel
I/F
LPC47B367 I/O Controller
33-MHz 32-Bit
PCI Bus
10/100 NIC
PCI Card
BIOS
ROM
Keyboard/
Mouse I/F
Diskette
I/F
PCI Slot 1
PCI Slot 2
PCI Slot 3
D315 models only
d325 models only
Figure 2-6. System Architecture, Block Diagram
Compaq D315 and hp d325 Personal Computers 2-9
Featuring the AMD Athlon XP Processor
Second Edition - March 2003
Chapter 2 System Overview
2.4.1 AMD ATHLON XP PROCESSOR
The systems covered in this guide feature the AMD Athlon XP processor. This processor is
compatible with software written for most x86-type microprocessors including the AMD Duron
and Intel Pentium-type processors and includes the following features:
♦
♦
♦
♦
QuantiSpeedTM architecture
128-KB L1 and 256-KB L2 full-speed caches
3DNow!TM professional technology (full SSE compatibility)
0.13 micron copper process technology
The Athlon XP processor uses a nine-stage, superscalar pipelined CPU core to process more
instructions in a given clock cycle than other x86-type processors. Optimized for the Windows XP
operating systems, the Athlon XP processor is also compatible with all earlier Windows operating
systems (Windows 2000, ME, and 98). These systems use the Socket-A method of processor
mounting as shown in Figure 2-7.
Heat Sink / Fan Assembly
Fan Power Cable
Heat Sink Retaining Clip
OPGA2 Package
Lock/Unlock
Handle
(Shown in unlock position)
Socket A
Figure 2-7. Heat Sink, Processor, and Socket Assemblies
NOTE: Heat sink types are not interchangeable. Also, these systems support processors
using the OPGA2 package only.
2-10 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – March 2003
Technical Reference Guide
2.4.2 CHIPSET
The D315 model uses a NVidia NForce 220 chipset while the D325 model uses the NVidia
NForce2 chipset. Table 2-3 provides a comparison of the two chipset types.
Table 2-3. Chipset Functions
Table 2-3. NVidia Chipset Comparison
Component
NForce 220
North Bridge
IGP-64
FSB speed (max)
266-MHz
Memory Bandwidth (max)
64-bit
Graphics Processing Unit
GeForce2 MX
AGP Interface (max)
4X
South Bridge
MCP
PCI bus I/F
Yes
LPC bus I/F
Yes
Two IDE UATA/100 controllers
Yes
AC Link controller
Yes
IRQ controller
Yes
Power management logic
Yes
Two USB 1.1 controllers
Yes
One USB 2.0 controller
No
NOTE:
Unless otherwise indicated, all functions are common to both chipsets.
NForce 2 420
IGP-128
333-MHz
128-bit
GeForce4 MX
8X
MCP-2
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
2.4.3 SUPPORT COMPONENTS
Input/output functions not provided by the chipset are handled by other support components.
Some of these components also provide “housekeeping” and various other functions as well.
Table 2-4 shows the functions provided by the support components.
Table 2-4. Support Component Functions
Table 2-4.
Support Component Functions
Component Name
LPC47B367 I/O Controller
AD1885 (D315) or
AD1981 (d325) Audio Codec
Function
Keyboard and pointing device I/F
Diskette I/F
Serial I/F (1)
Parallel I/F (1)
AGP, PCI reset generation
Interrupt (IRQ) serializer
Power button logic
GPIO ports
Audio mixer
Digital-to-analog converter
Analog-to-digital converter
Analog I/O
6-channel audio support (AD1981 only)
Compaq D315 and hp d325 Personal Computers2-11
Featuring the AMD Athlon XP Processor
Second Edition - March 2003
Chapter 2 System Overview
2.4.4 SYSTEM MEMORY
These systems use the NVidia IGP component that supports DDR SDRAM. The system board
provides two sockets that accept industry-standard unbuffered DDR DIMMs.
The D315 system uses the IGP-64 controller that supports 64-bit PC2100 DDR memory and a
maximum of 1 gigabyte of memory.
The d325 system uses the IGP-128 controller supporting 128-bit (when two DIMMs are installed)
PC2700 DDR memory and a maximum of 2 gigabytes of memory.
2.4.5 MASS STORAGE
All models include a 3.5 inch 1.44-MB diskette drive installed as drive A. Most models also
include a CD-ROM and a 20- to 80-GB hard drive. Standard hard drives feature Drive Protection
System (DPS) support. All systems provide two (one primary, one secondary) PCI bus-mastering
Enhanced IDE (EIDE) controllers integrated into the chipset. Each controller provides
UATA/100 support for two drives for a total of four IDE devices, although the form factor will
determine the actual number of drive spaces available.
2.4.6 SERIAL AND PARALLEL INTERFACES
This system includes one serial port and a parallel port accessible at the rear of the chassis. The
serial interface is RS-232-C/16550-compatible and supports standard baud rates up to 115,200 as
well as two high-speed baud rates of 230K and 460K, and utilizes a DB-9 connector. The parallel
interface is Enhanced Parallel Port (EPP1.9) and Enhanced Capability Port (ECP) compatible, and
supports bi-directional data transfers through a DB-25 connector.
2.4.7 UNIVERSAL SERIAL BUS INTERFACE
The Universal Serial Bus (USB) interface supports hot plugging/unplugging (Plug ’n Play)
functionality for six USB ports. Two ports are accessible at the front of the unit and four ports are
available at the rear of the chassis. The D315 model provides USB 1.1 support while the d325
model provides 2.0 support.
2-12 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – March 2003
Technical Reference Guide
2.4.8 NETWORK INTERFACE CONTROLLER
All models feature a Network Interface Controller (NIC). The D315 model includes either a
Accton 10/100 NIC featuring Wake-On-LAN or an Intel 10/100 NIC PCI card featuring WOL
and AOL, depending on configuration. The d325 model features a 3Com NIC integrated on the
system board.
2.4.9 GRAPHICS SUBSYSTEM
The IGP component provides AGP interface support as well as including a GeForce MX-class
graphics processing unit. The system may be upgraded adding a separate AGP card to replace the
integrated graphic controller.
Table 2-5 lists the key specifications of the standard graphics subsystems employed in these
systems:
Table 2-5. Standard Graphics Subsystem Comparison
Table 2-5.
Standard Graphics Support Comparison
Bus Type
Graphics processing unit
DAC Speed
Max. 2D Res.
Software Compatibility
D315
AGP 4X
GeForce 2 MX
300 MHz
1900 x 1200
S3TC
DCI/DirectX,
Direct Draw,
MPEG 1/2,
d325
AGP 8X
GeForce 4 MX
300 MHz
1900 x 1200
S3TC
DCI/DirectX,
Direct Draw,
MPEG 1/2,
Compaq D315 and hp d325 Personal Computers2-13
Featuring the AMD Athlon XP Processor
Second Edition - March 2003
Chapter 2 System Overview
2.4.10 AUDIO SUBSYSTEM
This system uses the integrated AC97 audio controller of the chipset and the Analog Devices
AD1885 (D315 models) or AD1981 (d325 models) codec. These systems include microphone and
line inputs and headphone and line outputs. The system includes a 3-watt output amplifier driving
an internal speaker, and the headphone and microphone jacks are duplicated on both the front
panel and the rear chassis panel.
2.5
SPECIFICATIONS
This section includes the environmental, electrical, and physical specifications for the HewlettPackard Personal Computers. Where provided, metric statistics are given in parenthesis. All
specifications are subject to change without notice.
Table 2-6. Environmental Specifications
Table 2-6.
Environmental Specifications (Factory Configuration)
Parameter
Ambient Air Temperature
Shock (w/o damage)
Vibration
Humidity
Operating
o
o
o
o
50 to 95 F (10 to 35 C, max. rate
of change < 10°C/Hr)
5 Gs [1]
2
0.000215 G /Hz, 10-300 Hz
o
10-90% Rh @ 28 C max.
wet bulb temperature
10,000 ft (3048 m) [2]
Nonoperating
o
o
o
o
-24 to 140 F (-30 to 60 C, max. rate
of change < 20°C/Hr )
20 Gs [1]
2
0.0005 G /Hz, 10-500 Hz
o
5-95% Rh @ 38.7 C max.
wet bulb temperature
30,000 ft (9144 m) [2]
Maximum Altitude
NOTE:
[1] Peak input acceleration during an 11 ms half-sine shock pulse.
[2] Maximum rate of change: 1500 ft/min.
Table 2-7. Electrical Specifications
Table 2-7.
Electrical Specifications
Parameter
Input Line Voltage:
Nominal:
Maximum:
Input Line Frequency Range:
Nominal:
Maximum:
Power Supply:
Maximum Continuous Power
Maximum Line Current Draw
U.S.
International
100 - 127 VAC
90 - 132 VAC
200 - 240 VAC
180 - 264 VAC
50 - 60 Hz
47 - 63 Hz
50 - 60 Hz
47 - 63 Hz
235 watts
3.6 A @ 100 VAC
235 watts
3.6 A @ 200 VAC
2-14 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – March 2003
Technical Reference Guide
Table 2-8. Physical Specifications
Table 2-8.
Physical Specifications
Height
Width
Depth
Weight (nom.) [1]
Maximum
Supported Weight [2]
14.50 in (36.83 cm)
6.88 in (17.48 cm)
16.55 in (42.04 cm)
23.8 lb (10.92 kg)
100 lb (45.50 kg)
NOTES:
[1] System weight may vary depending on installed drives/peripherals.
[2] Assumes reasonable article(s) such as a display monitor and/or another system unit.
Table 2-9. Diskette Drive Specifications
Table 2-9.
Diskette Drive Specifications
(Compaq SP# 278644-001)
Parameter
Media Type
Height
Bytes per Sector
Sectors per Track:
High Density
Low Density
Tracks per Side:
High Density
Low Density
Read/Write Heads
Average Access Time:
Track-to-Track (high/low)
Average (high/low)
Settling Time
Latency Average
Measurement
3.5 in 1.44 MB/720 KB diskette
1/3 bay (1 in)
512
18
9
80
80
2
3 ms/6 ms
94 ms/169ms
15 ms
100 ms
Compaq D315 and hp d325 Personal Computers2-15
Featuring the AMD Athlon XP Processor
Second Edition - March 2003
Chapter 2 System Overview
Table 2-10. Optical Drive Specifications
Table 2-10.
Optical Drive Specifications
Parameter
Part number
Interface Type
Media Type (reading)
Media Type (writing)
Transfer Rate (Reads)
48x CD-ROM
232320-001
IDE
Mode 1,2, Mixed Mode, CD-DA,
Photo CD, Cdi, CD-XA
N/a
4.8 Kb/s (max sustained)
Transfer Rate (Writes):
N/a
Capacity:
Mode 1, 12 cm
Mode 2, 12 cm
8 cm
Center Hole Diameter
Disc Diameter
Disc Thickness
Track Pitch
Laser
Beam Divergence
Output Power
Type
Wave Length
Average Access Time:
Random
Full Stroke
Audio Output Level
Cache Buffer
16/10/40x CD-RW Drive
281749-001
IDE
Mode 1,2, Mixed Mode, CD-DA,
Photo CD, Cdi, CD-XA
CD-R, CD-RW
CD-ROM, 4.8 Kb/s;
CD-ROM/CD-R, 1.5-6 Kb/s
CD-R, 2.4 Kbps (sustained);
CD-RW, 1.5 Kbps (sustained);
650 MB @ 12 cm
540 MB
650 MB
180 MB
15 mm
8/12 cm
1.2 mm
1.6 um
180 cm
15 mm
8/12 cm
1.2 mm
1.6 um
53.5 +/- 1.5 °
53.6 0.14 mW
GaAs
790 +/- 25 nm
53.5 + 1.5°
53.6 0.14 mW
GaAs
790 +/- 25 nm
<100 ms
<150 ms
0.7 Vrms
128 KB
<120 ms
<200 ms
0.7 Vrms
128 KB
Table 2-11. Hard Drive Specifications
Table 2-11.
Hard Drive Specifications
Parameter
20.0 GB
20.0 GB
Part Number
249408-001
260671-001
Drive Size
3.5”
3.5”
Interface
UATA/100
UATA/100
Transfer Rate
100 MBps
100 MBps
Drive Protection System Support?
Yes
Yes
Typical Seek Time (w/settling) [1]
Single Track
2.0 ms
1.2 ms
Average
12.8 ms
8.0 ms
Full Stroke
28.5 ms
18 ms
Disk Format (logical blocks)
39,102,336
39,102,336
Rotation Speed
5400 RPM
7200 RPM
Drive Fault Prediction
SMART III
SMART III
NOTE:
Actual times may vary depending on specific drive installed.
2-16 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – March 2003
40.0 GB
236421-001
3.5”
UATA/100
100 MBps
Yes
40.0 GB
286692-001
3.5”
UATA/100
100 MBps
Yes
1.5 ms
10.5 ms
23 ms
39,102,336
5400 RPM
SMART III
1.2 ms
8.0 ms
18 ms
78,165,360
7200 RPM
SMART III
Technical Reference Guide
Chapter 3
PROCESSOR/
MEMORY SUBSYSTEM
3.
Chapter 3 PROCESSOR/MEMORY SUBSYSTEM
3.1
INTRODUCTION
This chapter describes the processor/memory subsystem. These systems feature the AMD Athlon XP
processor and an NVidia NForce chipset (Figure 3-1).
Athlon XP
Processor
64-Bit FSB
Cntl
System Memory
FSB I/F
Memory
Bus [1]
GPU
IGP
AGP
I/F
Memory
Cntlr.
XMM1
XMM2
DIMM
In
Socket
DIMM
Socket
HT I/F
Covered in chapter 6.
Covered in chapter 4
[1] D315, 64-bit;
d325, 128-bit (max)
Figure 3–1. Processor/Memory Subsystem Architecture
This chapter includes the following topics:
♦
♦
♦
AMD Athlon XP processor (3.2)
Memory subsystem (3.3)
Subsystem configuration (3.4)
page 3-2
page 3-5
page 3-8
Compaq D315 and hp d325 Personal Computers 3-1
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 3 Processor/Memory Subsystem
3.2
ATHLON XP PROCESSOR
This system features an AMD Athlon XP processor in a Socket 462-compatible package mounted
with a passive heat sink. The mounting socket allows the processor to be easily changed for
servicing and/or upgrading.
3.2.1 PROCESSOR OVERVIEW
The AMD Athlon XP processor represents the latest development of AMD processors that takes
advantage of the Windows XP operating system. The Athlon XP processor is well-suited for
demanding applications involving digital photo manipulation, video editing, audio and video
streaming over the internet, 3D modeling, and commercial desktop publishing.
Key features of the Athlon XP processor include:
♦
Superpipelined, superscalar technology – A nine-stage pipeline for increased processing
frequencies.
♦
Multple x86 instruction decoders for parallel processing
♦
Hardware data prefetch
♦
Advanced Translation Look-Aside Buffer for data and instruction addresses
♦
Large full-speed 384-KB cache – 128-KB L1 cache and 256-KB L2 cache
♦
Enhanced Floating Point Processor - Executes all x87 (math co-processor), MMX, SSE, and
3DNow! instructions.
♦
Advanced dynamic branch prediction
The Athlon XP processor is backward-compatible with software written for most x86-type
processors such as the AMD Athlon 4, AMD Duron, and Intel Pentium processors. The Athlon
XP processor supports applications using MMX, SSE, and 3DNow! instructions.
Manufactured using 0.13 micron technology, the Athlon XP processor’s uses a deeply-pipelined,
superscalar architecture that uses three x86 instruction decoders that each feed an execution
engine. Parallel execution engines provide a 3-instruction-per-clock cycle ability that is
unmatched by other x86 processors. In addition, the floating pointing unit features QuantiSpeed
architecture that uses three execution units that work in parallel to process as many as four 32-bit
floating point results per cycle.
3-2 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
Figure 3-2 illustrates the internal architecture of the Athlon XP processor.
Athlon XP Processor
Branch
Prediction
3-Way Instruction
Decoders
CPU
Integer
ALUs 1-3
Athlon XP Type
Model 6 1500+
Model 6 1600+
Model 6 1700+
Model 8 1700+
Model 6 1800+
Model 8 1800+
Model 6 1900+
Model 8 1900+
Model 6 2000+
Model 8 2000+
Model 6 2100+
Model 8 2100+
Model 8 2200+
Model 8 2400+
Model 8 2600+
Model 8 2800+
Model 8 3000+
FPU
Core Speed
1333 MHz
1400 MHz
1467 MHz
1467 MHz
1533 MHz
1533 MHz
1600 MHz
1600 MHz
1667 MHz
1667 MHz
“
“
1733 MHz
1733 MHz
1800 MHz
“
2000 MHz
2133 MHz
2083 MHz
2083 MHz
2167 MHz
Voltage
1.75 VDC
1.75 VDC
1.75 VDC
1.50 VDC
1.75 VDC
1.50 VDC
1.75 VDC
1.50 VDC
1.75 VDC
1.60 VDC
1.65 VDC
1.60 VDC
1.75 VDC
1.60 VDC
1.60 VDC
“
1.65 VDC
1.65 VDC
“
1.65 VDC
1.65 VDC
128-bit
Integer
FPU
128-K
L1
Cache
256-K
L2
Cache
FSB
I/F
Max. Current
34.3 A
35.9 A
36.6 A
32.9 A
37.7 A
34.0 A
38.9 A
35.0 A
40.0 A
37.7 A
36.5 A
38.3 A
41.1 A
38.8 A
41.2 A
39.3 A
41.4 A
41.4 A
“
41.4 A
45.0 A
Max. Power
60.0 W
62.8 W
64.0 W
49.4 W
66.0 W
51.0 W
68.0 W
52.2 W
70.0 W
60.3 W
60.3 W
61.3 W
72.0 W
61.1 W
67.9 W
62.8 W
68.3 W
68.3 W
“
68.3 W
74.3 W
Figure 3–2. AMD Athlon XP Processor Internal Architecture and Key Statistics.
The Athlon XP processor uses 0.13 micron technology that yields lower power requirements for a
given processing speed. The system board supports the unit types listed in Figure 3-2.
The Athlon XP processor uses a 133-MHz (on D315 systems) or 166-MHz (on d325 systems)
clock signal for the front side bus. Data transfers are qualified on the both the rising and falling
edge of the clock cycle, effectively doubling the data throughput rate to 266- and 333-MHz.
Compaq D315 and hp d325 Personal Computers 3-3
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 3 Processor/Memory Subsystem
The AMD Athlon XP processor is compatible with software written for Athlon 4, Duron, and
most other x86 processors, but will require the latest versions of operating system software to take
advantage of the specific features and functions.
3.2.2 PROCESSOR UPGRADING
This system uses the Socket A mounting socket. A replacement processor must use the same type
heat sink (passive or fan cooled) as the original to ensure proper cooling.
!
CAUTION: The D315 model supports processor speeds up to 2.0 gigahertz. The d325
model supports processor speeds up to 2.3 GHz. Using a processor that exceeds a
particular model’s capability may result in equipment failure and/or damage.
NOTE: These systems ship with Athlon XP processors but do support Duron processors
as well.
The heat sink is specially designed provide maximum heat transfer from the processor component.
!
CAUTION: Attachment of the heat sink to the processor is critical on these systems.
Improper attachment of the heat sink will likely result in a thermal condition.
Although the system is designed to detect thermal conditions and automatically shut
down, such a condition could still result in damage to the processor component. Refer to
the applicable Service Reference Guide for processor installation instructions.
3-4 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
3.3
MEMORY SUBSYSTEM
These systems provide two 184-pin DIMM sockets that accept DDR DIMMs. The D315 models
ship with PC2100 DIMMs while the d325 models ship with PC2700 DIMMs.
NOTE: The DDR SDRAM DIMM "PCxxxx" reference designates bus bandwidth (i.e.,
a PC2100 DIMM, operating at a 266-MHz effective speed, provides a throughput of
2100 MBps (8 bytes × 266 MHz)).
These systems support DIMMs with the following specifications:
♦
♦
♦
Unbuffered, non-ECC with SPD rev. 1.0
CL (CAS latency) = 2, 2.5, or 3
Single or double-sided
The following table lists the differences in DIMM support between the D315 and the D325
models:
DIMM Type (max speed)
Highest technology level supported
Maximum amount supported
D315
PC2100 (266-MHz)
512 Mb
1 GB
d325
PC2700 (333-MHz)
1024 Mb
2 GB
The SPD format as supported in this system (SPD rev. 1) is shown in Table 3-1. All DIMMs must
yield a value of 07h (indicating DDR memory) in SPD byte 02 (i.e., only DDR DIMMs are
supported in these systems).
The memory subsystem is controlled by the memory controller integrated into the IGP component
of the NVidia NForce chipset. The D315 model supports a 64-bit wide memory array with a
maximum capacity of up to 1-GB using 512-Mb memory technology. The d325 model provides
(with two DIMMs installed) a 128-bit wide memory array with a maximum capacity of 2 GB
using 1-Mb memory technology.
NOTE: Non-supported DIMMs will not be recognized by the BIOS during the boot
sequence and therefore not be used.
Compaq D315 and hp d325 Personal Computers 3-5
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 3 Processor/Memory Subsystem
The SPD address map is shown below.
Table 3–1. SPD Address Map (SDRAM DIMM)
Table 3-1.
SPD Address Map (SDRAM DIMM)
Byte
0
1
2
3
4
5
6, 7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
NOTES:
Description
No. of Bytes Written Into EEPROM
Total Bytes (#) In EEPROM
Memory Type
No. of Row Addresses On DIMM
No. of Column Addresses On DIMM
No. of Module Banks On DIMM
Data Width of Module
Voltage Interface Standard of DIMM
Cycletime @ Max CAS Latency (CL)
Access From Clock
Config. Type (Parity, Nonparity, etc.)
Refresh Rate/Type
Width, Primary DRAM
Error Checking Data Width
Min. Clock Delay
Burst Lengths Supported
No. of Banks For Each Mem. Device
CAS Latencies Supported
CS# Latency
Write Latency
DIMM Attributes
Memory Device Attributes
Min. CLK Cycle Time at CL X-1
Max. Acc. Time From CLK @ CL X-1
Notes
[1]
[2]
[3]
[4]
[4]
[4] [5]
[6]
[4]
[4]
[4]
[4]
[7]
[7]
Byte
25
26
27
28
29
30, 31
32..61
62
63
64-71
72
73-90
91, 92
93, 94
95-98
99-125
126
127
128-131
132
133-145
146
147
Description
Min. CLK Cycle @ CL X-2
Max. Acc. Frm CLK @ CL
X-2
Min. Row Prechge. Time
Min. Row Active to Delay
Min. RAS to CAS Delay
Reserved
Superset Data
SPD Revision
Checksum Bytes 0-62
JEP-106E ID Code
DIMM OEM Location
OEM’s Part Number
OEM’s Rev. Code
Manufacture Date
OEM’s Assembly S/N
OEM Specific Data
Intel frequency check
Reserved
Compaq header “CPQ1”
Header checksum
Unit serial number
DIMM ID
Checksum
Reserved
Notes
[7]
[7]
[7]
[7]
[7]
[7]
[7]
[8]
[8]
[8]
[8]
[8]
[8]
[8]
[9]
[9]
[9] [10]
[9] [11]
[9]
[9]
[1] Programmed as 128 bytes by the DIMM OEM
[2] Must be programmed to 256 bytes.
[3] High order bit defines redundant addressing: if set (1), highest order RAS# address must be
re-sent as highest order CAS# address.
[4] Refer to memory manufacturer’s datasheet
[5] MSb is Self Refresh flag. If set (1), assembly supports self refresh.
[6] Back-to-back random column addresses.
[7] Field format proposed to JEDEC but not defined as standard at publication time.
[8] Field specified as optional by JEDEC but required by this system.
[9] Compaq usage. This system requires that the DIMM EEPROM have this
space available for reads/writes.
[10] Serial # in ASCII format (MSB is 133). Intended as backup identifier in case vender data is
invalid.
Can also be used to indicate s/n mismatch and flag system adminstrator of possible system
Tampering.
[11] Contains the socket # of the module (first module is “1”). Intended as backup identifier (refer to
note [10]).
3-6 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
Figure 3-3 shows the system memory map.
FFFF FFFFh
FFE0 0000h
FFDF FFFFh
FEC1 0000h
FEC0 FFFFh
FEC0 0000h
FEBF FFFFh
High BIOS Area
(2 MB)
4 GB
PCI Memory
(18 MB)
APIC Config. Space
(64 KB)
PCI Memory
Expansion
(3060 MB)
Host,
PCI, AGP Area
2000 0000h
1FFF FFFFh
[1]
Host/PCI Memory
Expansion
(496 MB)
Host, PCI,
ISA Area
0100 0000h
00FF FFFFh
0010 0000h
000F FFFFh
16 MB
Extended Memory
(15 MB)
1 MB
System BIOS Area
(128 KB max [2] )
000E 0000h
000D FFFFh
Option ROM
(128 KB)
000C 0000h
000B FFFFh
Graphics/SMRAM
RAM (128 KB)
DOS Compatibility
Area
000A 0000h
0009 FFFFh
640 KB
Fixed Mem. Area
(128 KB)
0008 0000h
0007 FFFFh
512 KB
Base Memory
(512 KB)
0000 0000h
NOTE:
All locations in memory are cacheable. Base memory is always mapped to DRAM. The next 128 KB
fixed memory area can, through the north bridge, be mapped to DRAM or to PCI space. Graphics RAM
area is mapped to PCI or AGP locations.
[1] D315 model, 1 GB; d325, 2 GB
[2] Area typically less according to need and Setup configuration. Default area is E6100-FFFFFh.
Figure 3–3. System Memory Map
Compaq D315 and hp d325 Personal Computers 3-7
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 3 Processor/Memory Subsystem
This page is intentionally blank.
3-8 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
Chapter 4
SYSTEM SUPPORT
4. Chapter 4 SYSTEM SUPPORT
4.1
INTRODUCTION
This chapter covers subjects dealing with basic system architecture and covers the following
topics:
♦
♦
♦
♦
♦
♦
♦
PCI bus overview (4.2)
AGP bus overview (4.3)
System resources (4.4)
System clock distribution (4.5)
Real-time clock and configuration memory (4.6)
System management (4.7)
Register map and miscellaneous functions (4.8)
page 4-2
page 4-9
page 4-13
page 4-20
page 4-21
page 4-23
page 4-29
This chapter covers functions provided by off-the-shelf chipsets and therefore describes only basic
aspects of these functions as well as information unique to the systems covered in this guide. For
detailed information on specific components, refer to the applicable manufacturer’s
documentation.
Compaq D315 and hp d325 Personal Computers 4-1
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.2
PCI BUS OVERVIEW
NOTE: This section describes the PCI bus in general and highlights bus
implementation in this particular system. For detailed information regarding PCI bus
operation, refer to the PCI Local Bus Specification Revision 2.2.
These systems implement a 32-bit Peripheral Component Interconnect (PCI) bus (spec. 2.2)
operating at 33 MHz. The PCI bus handles address/data transfers through the identification of
devices and functions on the bus. A device is typically defined as a component or slot that resides
on the PCI bus (although some components such as the IGP and MCP or MCP-2 are organized as
multiple devices). A function is defined as the end source or target of the bus transaction. A
device may contain one or more functions.
In the standard configuration these systems use a hierarchy of three PCI buses (Figure 4-1). The
PCI bus #0 is internal to the chipset components and is not physically accessible. The AGP bus
that services the AGP slot is designated as PCI bus #1. All PCI slots reside on PCI bus #2.
IGP Component
Mem. Cntlr.
Function
Integrated
Graphics
Controller
PCI
Bus #0
AGP
Bridge
Function
HT Link I/F
PCI Bus #1
(AGP Bus)
AGP Connector
Hyper Transfer Link Bus
MCP or MCP-2 Component
HT Link I/F
PCI Bus #0
Legacy
PCI Bridge
Function
Function
SMBus
Controller
Function
USB
Cntlr. A
Function
PCI
Bus #2
PCI Connector 1
PCI Connector 2
PCI Connector 3
NOTE:
Not implemented in the D315 system.
Figure 4-1. PCI Bus Devices and Functions
4-2 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
USB
Cntlr. b
Function
Network
Interface
Function
AC97
Audio
Function
IDE
Controller
Function
Technical Reference Guide
4.2.1 PCI BUS TRANSACTIONS
The PCI bus consists of a 32-bit path (AD31-00 lines) that uses a multiplexed scheme for
handling both address and data transfers. A bus transaction consists of an address cycle and one
or more data cycles, with each cycle requiring a clock (PCICLK) cycle. High performance is
realized during burst modes in which a transaction with contiguous memory locations requires
that only one address cycle be conducted and subsequent data cycles are completed using autoincremented addressing. Four types of address cycles can take place on the PCI bus; I/O, memory,
configuration, and special. Address decoding is distributed (left up to each device on the PCI bus).
4.2.1.1
I/O and Memory Cycles
For I/O and memory cycles, a standard 32-bit address decode (AD31..0) for byte-level addressing
is handled by the appropriate PCI device. For memory addressing, PCI devices decode the
AD31..2 lines for dword-level addressing and check the AD1,0 lines for burst (linearincrementing) mode. In burst mode, subsequent data phases are conducted a dword at a time with
addressing assumed to increment accordingly (four bytes at a time).
4.2.1.2
Configuration Cycles
Devices on the PCI bus must comply with PCI protocol that allows configuration of that device by
software. In this system, configuration mechanism #1 (as described in the PCI Local Bus
specification Rev. 2.2) is employed. This method uses two 32-bit registers for initiating a
configuration cycle for accessing the configuration space of a PCI device. The configuration
address register (CONFIG_ADDRESS) at 0CF8h holds a value that specifies the PCI bus, PCI
device, and specific register to be accessed. The configuration data register (CONFIG_DATA) at
0CFCh contains the configuration data.
PCI Configuration Address Register
I/O Port 0CF8h, R/W, (32-bit access only)
Function
Bit
31
Configuration Enable
0 = Disabled
1 = Enable
30..24
Reserved - read/write 0s
23..16
Bus Number. Selects PCI bus
15..11
PCI Device Number. Selects PCI
device for access
10..8
Function Number. Selects function of
selected PCI device.
7..2
Register Index. Specifies config. reg.
1,0
Configuration Cycle Type ID.
00 = Type 0
01 = Type 1
PCI Configuration Data Register
I/O Port 0CFCh, R/W, (8-, 16-, 32-bit access)
Bit
Function
31..0
Configuration Data.
Compaq D315 and hp d325 Personal Computers 4-3
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
Two types of configuration cycles are used. A Type 0 (zero) cycle is targeted to a device on the
PCI bus on which the cycle is running. A Type 1 cycle is targeted to a device on a downstream
PCI bus as identified by bus number bits <23..16>. Figure 4-2 shows the configuration cycle
format and how the loading of 0CF8h results in a Type 0 configuration cycle on the PCI bus. The
Device Number (bits <15..11> determines which one of the AD31..11 lines is to be asserted high
for the IDSEL signal, which acts as a “chip select” function for the PCI device to be configured.
The function number (CF8h, bits <10..8>) is used to select a particular function within a PCI
component.
31
Register 0CF8h
24 23
Reserved
16 15
11 10
8 7
2 1 0 [1]
Bus
Device
Function
Register
Number
Number
Number
Index
Results in:
AD31..0
(w/Type 00
Config. Cycle)
IDSEL (only one signal line asserted)
Function
Number
Register
Index
NOTES:
[1] Bits <1,0> : 00 = Type 0 Cycle, 01 = Type 1 cycle
Type 01 cycle only. Reserved on Type 00 cycle.
Figure 4-2. Configuration Cycle
Table 4-1 shows the standard configuration of device numbers and IDSEL connections for
components and slots residing on a PCI bus.
Table 4-1. PCI Device Configuration Access
Table 4-1.
PCI Component Configuration Access
PCI
PCI Component: Function
Bus #
Device #
Function #
Device ID [4]
IGP:
CPU Host Bridge
0
0
0
01A4h / 01E0h
Memory Configuration
0
0
1
01Ach / 01EBh
Memory Addr. Trans. Cntrl.
0
0
2
01ADh / 01EEh
Miscellaneous Control
0
0
3
01AAh / 01EDh
AGP Host
0
30
0
01B7h / 01E8h
Graphics processing unit [1]
1
0
0
01A0h / 01F0h
AGP slot
1
0
0
[3]
MCP:
Legacy LPC Bridge Control
0
1
0
01B2h / 0060h
SMBus Control
0
1
1
01B4h / 0064h
USB Controller A
0
2
0
01C2h / 0067h
USB Controller B
0
2
1
01C2h / 0067h
USB 2.0 Controller
0
2
2
na / 0068h
Network interface
0
4
0
[2] / 0066h
Audio processor
5
0
[2] / [2]
Audio Codec
0
6
1
01B1h / 006Ah
Modem Codec (not used)
0
6
0
01C1h / 0069h
PCI-PCI Bridge
0
8
0
01B8h / 006Ch
IDE Controller
0
9
01BCh / 006Dh
PCI Connector 1 (slot 1)
2
6/4
[3]
[3]
PCI Connector 2 (slot 2)
2
7/9
[3]
[3]
PCI Connector 3 (slot 3)
2
8 / 10
[3]
[3]
NOTES:
All numbers are in decimal unless otherwise indicated.
Vender ID for all functions is 10DEh.
[1] Will not be “visible” to software if an AGP card is installed in the AGP slot.
[2] Not used in this systems.
[3] Determined by installed device.
[4] D315 / d325
4-4 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
IDSEL
Wired to: [4]
n/a
n/a
n/a
AD22 / AD20
AD23 / AD25
AD24 / AD26
Technical Reference Guide
The register index (CF8h, bits <7..2>) identifies the 32-bit location within the configuration space
of the PCI device to be accessed. All PCI devices can contain up to 256 bytes of configuration
data (Figure 4-3), of which the first 64 bytes comprise the configuration space header.
31
24 23
16 15
8
7
0
Register
Index
31
24 23
16 15
8
7
0
FCh
Device-Specific Area
Device-Specific Area
Min. Lat.
Min. GNT
Int. Pin
Int. Line
Reserved
Reserved
Expansion ROM Base Address
Subsystem ID
Subsystem Vendor ID
Card Bus CIS Pointer
Configuration
Space
Header
40h
3Ch
38h
34h
30h
2Ch
28h
Base Address Registers
BIST
Hdr. Type Lat. Timer Line Size
Class Code
Revision ID
Status
Command
Device ID
Vendor ID
Bridge Control
Int. Pin
Int. Line
Expansion ROM Base Address
Reserved
I/O Limit Upper 16 Bits I/O Base Upper 16 Bits
Prefetchable Limit Upper 32 Bits
Prefetchable Base Upper 32 Bits
Prefetch. Mem. Limit
Prefetch. Mem. Base
Memory Limit
Memory Base
Secondary Status
I/O Limit
I/O Base
nd
2 Lat.Tmr Sub. Bus # Sec. Bus # Pri. Bus #
10h
0Ch
08h
04h
00h
BIST
Hdr. Type Lat. Timer Line Size
Class Code
Revision ID
Status
Command
Device ID
Vendor ID
PCI Configuration Space Type 1
PCI Configuration Space Type 0
Data required by PCI protocol
Base Address Registers
Not required
Figure 4-3. PCI Configuration Space Mapping
Each PCI device is identified with a vendor ID (assigned to the vendor by the PCI Special Interest
Group) and a device ID (assigned by the vendor). The device and vendor IDs for the devices on
the system board are listed in Table 4-2 (NOTE: only devices that are implemented in these
systems are listed).
Compaq D315 and hp d325 Personal Computers 4-5
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Register
Index
FCh
40h
3Ch
38h
34h
30h
2Ch
28h
24h
20h
1Ch
18h
10h
0Ch
08h
04h
00h
Chapter 4 System Support
4.2.2 PCI BUS MASTER ARBITRATION
The PCI bus supports a bus master/target arbitration scheme. A bus master is a device that has
been granted control of the bus for the purpose of initiating a transaction. A target is a device that
is the recipient of a transaction. The Request (REQ), Grant (GNT), and FRAME signals are used
by PCI bus masters for gaining access to the PCI bus. When a PCI device needs access to the PCI
bus (and does not already own it), the PCI device asserts its REQn signal to the PCI bus arbiter (a
function of the system controller component). If the bus is available, the arbiter asserts the GNTn
signal to the requesting device, which then asserts FRAME and conducts the address phase of the
transaction with a target. If the PCI device already owns the bus, a request is not needed and the
device can simply assert FRAME and conduct the transaction. Table 4-2 shows the grant and
request signals assignments for the devices on the PCI bus.
Table 4-2. PCI Bus Mastering Devices
Table 4-2.
PCI Bus Mastering Devices
REQ/GNT Line
REQ0/GNT0
REQ1/GNT1
REQ2/GNT2
GREQ/GGNT
NOTE:
Device
PCI Connector Slot 1
PCI Connector Slot 2
PCI Connector Slot 3
AGP Slot
PCI bus arbitration is based on a round-robin scheme that complies with the fairness algorithm
specified by the PCI specification. The bus parking policy allows for the current PCI bus owner
(excepting the PCI/ISA bridge) to maintain ownership of the bus as long as no request is asserted
by another agent. Note that most CPU-to-DRAM and AGP-to-DRAM accesses can occur
concurrently with PCI traffic, therefore reducing the need for the Host/PCI bridge to compete for
PCI bus ownership.
4-6 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
4.2.3 OPTION ROM MAPPING
During POST, the PCI bus is scanned for devices that contain their own specific firmware in
ROM. Such option ROM data, if detected, is loaded into system memory’s DOS compatibility
area (refer to the system memory map shown in chapter 3).
4.2.4 PCI INTERRUPTS
Eight interrupt signals (INTA- thru INTD-) are available for use by PCI devices. These signals
may be generated by on-board PCI devices or by devices installed in the PCI slots. For more
information on interrupts including PCI interrupt mapping refer to the “System Resources” section
4.4.
4.2.5 PCI POWER MANAGEMENT SUPPORT
This system complies with the PCI Power Management Interface Specification (rev 1.0). The PCI
Power Management Enable (PME-) signal is supported by the chipset and allows compliant PCI
and AGP peripherals to initiate the power management routine.
4.2.6 PCI SUB-BUSSES
The chipset implements two data busses that are supplementary in operation to the PCI bus:
4.2.6.1
Hyper Transfer Link Bus
The NVidia NForce chipset implements a Hyper Transfer Link bus between the IGP and the MCP
components. This bus operates at 800 MHz and is transparent to software and not accessible for
expansion purposes.
4.2.6.2
LPC Bus
The MCP and MCP-2 implements a Low Pin Count (LPC) bus for handling transactions to and
from the LPC47B367 Super I/O Controller as well as the BIOS ROM. The LPC bus transfers data
a nibble (4 bits) at a time at a 33-MHz and is generally transparent in operation. The only
consideration required of the LPC bus is during the configuration of DMA channel modes (see
section 4.4.3 “DMA”).
Compaq D315 and hp d325 Personal Computers 4-7
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.2.7 PCI CONNECTOR
B94
B62
A62
A94
B52
A52
B1
B49
A1
A49
Figure 4-4. PCI Bus Connector (32-Bit Type)
Table 4-3. PCI Bus Connector Pinout
Table 4-3.
PCI Bus Connector Pinout
Pin
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
—
B Signal
-12 VDC
TCK
GND
TDO
+5 VDC
+5 VDC
INTBINTDPRSNT1RSVD
PRSNT2GND
GND
RSVD
GND
CLK
GND
REQ+5 VDC
AD31
AD29
GND
AD27
AD25
+3.3 VDC
C/BE3AD23
GND
AD21
AD19
+3.3 VDC
—
A Signal
TRST+12 VDC
TMS
TDI
+5 VDC
INTAINTC+5 VDC
Reserved
+5 VDC
Reserved
GND
GND
+3.3 AUX
RST+5 VDC
GNTGND
PMEAD30
+3.3 VDC
AD28
AD26
GND
AD24
IDSEL
+3.3 VDC
AD22
AD20
GND
AD18
—
Pin
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
—
B Signal
AD17
C/BE2GND
IRDY+3.3 VDC
DEVSELGND
LOCKPERR+3.3 VDC
SERR+3.3 VDC
C/BE1AD14
GND
AD12
AD10
GND
Key
Key
AD08
AD07
+3.3 VDC
AD05
AD03
GND
AD01
+5 VDC
ACK64+5 VDC
+5 VDC
—
A Signal
AD16
+3.3 VDC
FRAMEGND
TRDYGND
STOP+3.3 VDC
SDONE n
SBOGND
PAR
AD15
+3.3 VDC
AD13
AD11
GND
AD09
Key
Key
C/BE0+3.3 VDC
AD06
AD04
GND
AD02
AD00
+5 VDC
REQ64+5 VDC
+5 VDC
—
4-8 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Pin
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
B Signal
Reserved
GND
C/BE6C/BE4GND
AD63
AD61
+5 VDC
AD59
AD57
GND
AD55
AD53
GND
AD51
AD49
+5 VDC
AD47
AD45
GND
AD43
AD41
GND
AD39
AD37
+5 VDC
AD35
AD33
GND
Reserved
Reserved
GND
A Signal
GND
C/BE7C/BE5+5 VDC
PAR64
AD62
GND
AD60
AD58
GND
AD56
AD54
+5 VDC
AD52
AD50
GND
AD48
AD46
GND
AD44
AD42
+5 VDC
AD40
AD38
GND
AD36
AD34
GND
AD32
Reserved
GND
Reserved
Technical Reference Guide
4.3
AGP BUS OVERVIEW
NOTE: For a detailed description of AGP bus operations refer to the AGP Interface
Specification Rev. 2.0 available at the following AGP forum web site:
http://www.agpforum.org/index.htm
The Accelerated Graphics Port (AGP) bus is specifically designed as an economical yet highperformance interface for graphics adapters, especially those designed for 3D operations. The
AGP interface is designed to give graphics adapters dedicated pipelined access to system memory
for the purpose of off-loading texturing, z-buffering, and alpha blending used in 3D graphics
operations. By off-loading a large portion of 3D data to system memory the AGP graphics adapter
only requires enough memory for frame buffer (display image) refreshing.
4.3.1 BUS TRANSACTIONS
The operation of the AGP bus is based on the 66-MHz PCI specification but includes additional
mechanisms to increase bandwidth. During the configuration phase the AGP bus acts in
accordance with PCI protocol. Once graphics data handling operation is initiated, AGP-defined
protocols take effect. The AGP graphics adapter acts generally as the AGP master, but can also
behave as a “PCI” target during fast writes from the PCI bus controller.
Key differences between the AGP interface and the PCI interface are as follows:
♦
♦
♦
♦
Address phase and associated data transfer phase are disconnected transactions. Addressing
and data transferring occur as contiguous actions on the PCI bus. On the AGP bus a request
for data and the transfer of data may be separated by other operations.
Commands on the AGP bus specify system memory accesses only. Unlike the PCI bus,
commands involving I/O and configuration are not required or allowed. The system memory
address space used in AGP operations is the same linear space used by PCI memory space
commands, but is further specified by the graphics address re-mapping table (GART) of the
north bridge component.
Data transactions on the AGP bus involve eight bytes or multiples of eight bytes. The AGP
memory addressing protocol uses 8-byte boundaries as opposed to PCI’s 4-byte boundaries.
If a transfer of less than eight bytes is needed, the remaining bytes are filled with arbitrary
data that is discarded by the target.
Pipelined requests are defined by length or size on the AGP bus. The PCI bus defines transfer
lengths with the FRAME- signal.
There are two basic types of transactions on the AGP bus: data requests (addressing) and data
transfers. These actions are separate from each other.
Compaq D315 and hp d325 Personal Computers 4-9
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.3.1.1
Data Request
Requesting data is accomplished in one of two ways; either multiplexed addressing (using the AD
lines for addressing/data) or demultiplexed (“sideband”) addressing (using the SBA lines for
addressing only and the AD lines for data only). Even though there are only eight SBA lines (as
opposed to the 32 AD lines) sideband addressing maximizes efficiency and throughput by
allowing the AD lines to be exclusively used for data transfers. Sideband addressing occurs at the
same rate (1X, 2X, 4X, or 8X) as data transfers. The differences in rates will be discussed in the
next section describing data transfers. Note also that sideband addressing is limited to 48 bits
(address bits 48-63 are assumed zero). The IGP component supports both SBA and AD
addressing, but the method and rate is selected by the AGP graphics adapter.
4.3.1.2
Data Transfers
Data transfers use the AD lines and occur as the result of data requests described previously. Each
transaction resulting from a request involves at least eight bytes, requiring the 32 AD lines to
handle at least two transfers per request. The AGP v.2.0 specification (used on D315 models)
supports three transfer rates: 1X, 2X, and 4X. The AGP v3.0 specification (used on d325 models)
supports a fourth transfer rate, 8X. Regardless of the rate used, the speed of the bus clock is
constant at 66 MHz. The following subsections describe how the use of additional strobe signals
makes possible higher transfer rates.
AGP 1X Transfers
During a AGP 1X transfer the 66-MHz CLK signal is used to qualify the control and data signals.
Each 4-byte data transfer is synchronous with one CLK cycle so it takes two CLK cycles for a
minimum 8-byte transfer (Figure 4-5 shows two 8-byte transfers). The GNT- and TRDY- signals
retain their traditional PCI functions. The ST0..3 signals are used for priority encoding, with
“000” for low priority and “001” indicating high priority. The signal level for AGP 1X transfers
may be 3.3 or 1.5 VDC.
T1
T2
T3
T4
T5
T6
T7
CLK
AD
D1A
D1B
D2A
D2B
xxx
xxx
xxx
xxx
GNTTRDYST0..2
00x
Figure 4-5. AGP 1X Data Transfer (Peak Transfer Rate: 266 MB/s)
4-10 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
xxx
Technical Reference Guide
AGP 2X Transfers
During AGP 2X transfers, clocking is basically the same as in 1X transfers except that the 66MHz CLK signal is used to qualify only the control signals. The data bytes are latched by an
additional strobe (AD_STBx) signal so that an 8-byte transfer occurs in one CLK cycle (Figure 46). The first four bytes (DnA) are latched by the receiving agent on the falling edge of AD_STBx
and the second four bytes (DnB) are latched on the rising edge of AD_STBx. The signal level for
AGP 2X transfers may be 3.3 or 1.5 VDC.
T1
T2
T3
T4
T5
T6
T7
CLK
AD
D1A D1B D2A D2B
D3A D3B D4A D4B
AD_STBx
GNTTRDYST0..2
00x
xxx
xxx
xxx
xxx
xxx
Figure 4-6. AGP 2X Data Transfer (Peak Transfer Rate: 532 MB/s)
AGP 4X Transfers
The AGP 4X transfer rate allows sixteen bytes of data to be transferred in one clock cycle. As in
2X transfers the 66-MHz CLK signal is used only for qualifying control signals while strobe
signals are used to latch each 4-byte transfer on the AD lines. As shown in Figure 4-7, 4-byte
block DnA is latched by the falling edge of AD_STBx while DnB is latched by the falling edge of
AD_STBx-. The signal level for AGP 4X transfers is 1.5 VDC.
T1
T2
T3
T4
CLK
AD
D1A D1B D2A D2B
D3A D3B D4A D4B
AD_STBx
AD_STBxST0..2
xxx
00x
xxx
xxx
Figure 4-7. AGP 4X Data Transfer (Peak Transfer Rate: 1064 MB/s)
Compaq D315 and hp d325 Personal Computers4-11
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
AGP 8X Transfers
The AGP 8X transfer rate (supported on d325 models only) allows 32 bytes of data to be
transferred in one clock cycle. As with the other transfer rates the 66-MHz CLK signal is used
only for qualifying control signals while strobe signals are used to latch each 4-byte transfer on
the AD lines. As shown in Figure 4-8, 4-byte block DnA is latched by the falling edge of
AD_STBx while DnB is latched by the falling edge of AD_STBx-. The signal level for AGP 8X
transfers can be 0.8 or 1.5 VDC.
st
Final Data
Latched
1 Data
Latched
T2
T1
CLK
AD
D1A D1B D2A D2B
D3A D3B D4A D4B
AD_STBS
AD_STBF
TRDY
Figure 4-8. AGP 8X Data Transfer (Peak Transfer Rate: 2128 MB/s)
4-12 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
4.3.2 AGP CONNECTOR
Figure 4-8 shows the system’s keyed AGP connector that accepts only 1.5-volt AGP adapters.
The pin out is listed in Table 4-4.
B94
A94
A1
B1
A41
A46
B41
B46
A66
B66
Figure 4-9. AGP Bus Connector
Table 4-4. AGP Bus Connector Pinout
Table 4-4.
AGP Bus Connector Pinout
Pin
A Signal
B Signal
Pin
A Signal
B Signal
Pin
01
+12 VDC
OVRCNT23
GND
GND
45
02
Type DetVDD
24
NC
VDD3 Aux
46
03
NC
VDD
25
VDD3
VDD3
47
04
USBN
USBP
26
PAD30
PAD31
48
05
GND
GND
27
PAD28
PAD29
49
06
INTAINTB28
VDD3
VDD3
50
07
RESET
CLK
29
PAD26
PAD27
51
08
GNTREQ30
PAD24
PAD25
52
09
VDD3
VDD3
31
GND
GND
53
10
ST1
ST0
32
AD_STB1- AD_STB1
54
11
NC
ST2
33
CBE3PAD23
55
12
PIPERBF34
VDDQ
VDDQ
56
13
GND
GND
35
PAD22
PAD21
57
14
WBFNC
36
PAD20
PAD19
58
15
SBA1
SBA0
37
GND
GND
59
16
VDD3
VDD3
38
PAD18
PAD17
60
17
SBA3
SBA2
39
PAD16
CBE261
18
SB_STBSB_STB
40
VDDQ
VDDQ
62
19
GND
GND
41
FRAMEIRDY63
20
SBA5
SBA4
42
NC
VDD3 Aux
64
21
SBA7
DBA6
43
GND
GND
65
22
NC
NC
44
NC
NC
66
NOTES:
NC = Not connected
VDDQ = 3.3 VDC when TYPE DET- is left open by AGP 1X/2X card.
VDDQ = 1.5 VDC when TYPE DET- is grounded by AGP 4X card.
= Keyed spaces on 1.5-volt AGP connector.
A Signal
VDD3
TRDYSTOPPMEGND
PAR
PAD15
VDDQ
PAD13
PAD11
GND
PAD09
CBE0VDDQ
AD_STB0PAD06
GND
PAD04
PAD02
VDDQ
PAD00
VREFGC
B Signal
VDD3
DEVSELVDDQ
PERRGND
SERRCBE1VDDQ
PAD14
PAD12
GND
PAD10
PAD08
VDDQ
AD_STB0
PAD07
GND
PAD05
PAD03
VDDQ
PAD01
VREFCG
Compaq D315 and hp d325 Personal Computers4-13
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.4
SYSTEM RESOURCES
This section describes the availability and basic control of major subsystems, otherwise known as
resource allocation or simply “system resources.” System resources are provided on a priority
basis through hardware interrupts and DMA requests and grants.
4.4.1 INTERRUPTS
The microprocessor uses two types of hardware interrupts; maskable and nonmaskable. A
maskable interrupt can be enabled or disabled within the microprocessor by the use of the STI and
CLI instructions. A nonmaskable interrupt cannot be masked off within the microprocessor,
although it may be inhibited by hardware or software means external to the microprocessor.
4.4.1.1
Maskable Interrupts
The maskable interrupt is a hardware-generated signal used by peripheral functions within the
system to get the attention of the microprocessor. Peripheral functions produce a unique INTA-H
(PCI) or IRQ0-15 (ISA) signal that is routed to interrupt processing logic that asserts the interrupt
(INTR-) input to the microprocessor. The microprocessor halts execution to determine the source
of the interrupt and then services the peripheral as appropriate.
Figure 4-9 shows the routing of PCI and ISA interrupts. Most IRQs are routed through the I/O
controller, which contains a serializing function. A serialized interrupt stream is applied to the
MCP component.
I/O &
SM Functions
IDE
Hard Drives
PCI Peripherals
IRQ3..7,
9..12,
14,15
LPC47B367
I/O Cntlr.
Interrupt
Serializer
Serial IRQ
MCP
INTR-
IRQ14,15
Interrupt
Processing
INTA-..H-
APIC bus
Processor
Figure 4-10. Maskable Interrupt Processing, Block Diagram
Interrupts may be processed in one of two modes (selectable through the F10 Setup utility):
♦
♦
8259 mode
APIC mode
4-14 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
8259 Mode
The 8259 mode handles interrupts IRQ0-IRQ15 in the legacy (AT-system) method using 8259equivalent logic. Table 4-5 lists the standard source configuration for maskable interrupts and
their priorities in 8259 mode. If more than one interrupt is pending, the highest priority (lowest
number) is processed first.
Table 4-5. Maskable Interrupt Priorities and Assignments
Table 4-5.
Maskable Interrupt Priorities and Assignments
Priority
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
--
Signal Label
IRQ0
IRQ1
IRQ8IRQ9
IRQ10
IRQ11
IRQ12
IRQ13
IRQ14
IRQ15
IRQ3
IRQ4
IRQ5
IRQ6
IRQ7
IRQ2
Source (Typical)
Interval timer 1, counter 0
Keyboard
Real-time clock
Unused
PCI devices/slots
Audio codec
Mouse (PS/2)
Coprocessor (math)
Primary IDE controller
Secondary IDE I/F controller
Serial port (COM2)
Serial port (COM1)
Network interface controller
Diskette drive controller
Parallel port (LPT1)
NOT AVAILABLE (Cascade from interrupt controller 2)
APIC Mode
The Advanced Programmable Interrupt Controller (APIC) mode provides enhanced interrupt
processing with the following advantages:
♦
♦
♦
Eliminates the processor’s interrupt acknowledge cycle by using a separate (APIC) bus
Programmable interrupt priority
Additional interrupts (total of 24)
The APIC mode accommodates five PCI interrupt signals (INTA-..INTE-) for use by PCI devices.
The PCI interrupts are evenly distributed to minimize latency and wired as follows:
MCP
PCI
PCI
PCI
AGP
Int. Cntlr.
Slot 1
Slot 2
Slot 3
Slot
INTAINTAINTDINTCINTBWired
INTBINTBINTAINTD—
to
INTCINTCINTBINTA—
INTDINTDINTCINTB—
INTE—
—
—
INTANOTE:
Internal functions of the MCP (USB, MAC, SMBus, Audio, IDE controllers) use INTA-.
Compaq D315 and hp d325 Personal Computers4-15
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
The PCI interrupts can be configured by PCI Configuration Registers 60h..63h to share the
standard ISA interrupts (IRQn).
NOTE: The APIC mode is supported by the Windows NT, Windows 2000, and
Windows XP operating systems. Systems running the Windows 95 or 98 operating
system will need to run in 8259 mode.
Maskable interrupt processing is controlled and monitored through standard AT-type I/O-mapped
registers. These registers are listed in Table 4-6.
Table 4-6. Maskable Interrupt Control Registers
Table 4-6.
Maskable Interrupt Control Registers
I/O Port
020h
021h
0A0h
0A1h
Register
Base Address, Int. Cntlr. 1
Initialization Command Word 2-4, Int. Cntlr. 1
Base Address, Int. Cntlr. 2
Initialization Command Word 2-4, Int. Cntlr. 2
The initialization and operation of the interrupt control registers follows standard AT-type
protocol.
4.4.1.2
Non-Maskable Interrupts
Non-maskable interrupts cannot be masked (inhibited) within the microprocessor itself but may be
maskable by software using logic external to the microprocessor. There are two non-maskable
interrupt signals: the NMI- and the SMI-. These signals have service priority over all maskable
interrupts, with the SMI- having top priority over all interrupts including the NMI-.
NMI- Generation
The Non-maskable Interrupt (NMI-) signal can be generated by one of the following actions:
♦
♦
Parity errors detected on a PCI bus (activating SERR- or PERR-).
Microprocessor internal error (activating IERRA or IERRB)
The SERR- and PERR- signals are routed through the MCP or MCP-2 component, which in turn
activates the NMI to the microprocessor.
4-16 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
The NMI Status Register at I/O port 061h contains NMI source and status data as follows:
NMI Status Register 61h
Bit
7
6
5
4
3
2
1
0
Function
NMI Status:
0 = No NMI from system board parity error.
1 = NMI requested, read only
IOCHK- NMI:
0 = No NMI from IOCHK1 = IOCHK- is active (low), NMI requested, read only
Interval Timer 1, Counter 2 (Speaker) Status
Refresh Indicator (toggles with every refresh)
IOCHK- NMI Enable/Disable:
0 = NMI from IOCHK- enabled
1 = NMI from IOCHK- disabled and cleared (R/W)
System Board Parity Error (PERR/SERR) NMI Enable:
0 = Parity error NMI enabled
1 = Parity error NMI disabled and cleared (R/W)
Speaker Data (R/W)
Inteval Timer 1, Counter 2 Gate Signal (R/W)
0 = Counter 2 disabled
1 = Counter 2 enabled
Functions not related to NMI activity.
After the active NMI has been processed, status bits <7> or <6> are cleared by pulsing bits <2> or
<3> respectively.
The NMI Enable Register (070h, <7>) is used to enable/disable the NMI signal. Writing 80h to
this register masks generation of the NMI-. Note that the lower six bits of register at I/O port 70h
affect RTC operation and should be considered when changing NMI- generation status.
SMI- Generation
The SMI- (System Management Interrupt) is typically used for power management functions.
When power management is enabled, inactivity timers are monitored. When a timer times out,
SMI- is asserted and invokes the microprocessor’s SMI handler. The SMI handler works with the
APM BIOS to service the SMI- according to the cause of the timeout.
Although the SMI- is primarily used for power management the interrupt is also employed for the
QuickLock/QuickBlank functions as well.
Compaq D315 and hp d325 Personal Computers4-17
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.4.2 DIRECT MEMORY ACCESS
Direct Memory Access (DMA) is a method by which a device accesses system memory without
involving the microprocessor. Although the DMA method has been traditionally used to transfer
blocks of data to or from an ISA I/O device, PCI devices may also use DMA operation as well.
The DMA method reduces the amount of CPU interactions with memory, freeing the CPU for
other processing tasks.
NOTE: This section describes DMA in general. For detailed information regarding
DMA operation, refer to the data manual for the Intel MCP component.
The MCP component includes the equivalent of two 8237 DMA controllers cascaded together to
provide eight DMA channels, each (excepting channel 4) configurable to a specific device. Table
4-7 lists the default configuration of the DMA channels.
Table 4-7. Default DMA Channel Assignments
Table 4-7.
Default DMA Channel Assignments
DMA Channel
Controller 1 (byte transfers)
0
1
2
3
Controller 2 (word transfers)
4
5
6
7
Device ID
Spare
Audio subsystem
Diskette drive
Parallel port
Cascade for controller 1
Spare
Spare
Spare
All channels in DMA controller 1 operate at a higher priority than those in controller 2. Note that
channel 4 is not available for use other than its cascading function for controller 1. The DMA
controller 2 can transfer words only on an even address boundary. The DMA controller and page
register define a 24-bit address that allows data transfers within the address space of the CPU.
In addition to device configuration, each channel can be configured (through PCI Configuration
Registers) for one of two modes of operation:
♦
♦
LPC DMA
PC/PCI DMA
The LPC DMA mode uses the LPC bus to communicate DMA channel control and is
implemented for devices using DMA through the LPC47B367 I/O controller such as the diskette
drive controller.
The PC/PCI DMA mode uses the REQ#/GNT# signals to communicate DMA channel control and
is used by PCI expansion devices.
4-18 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
The DMA logic is accessed through two types of I/O mapped registers; page registers and
controller registers.
4.4.2.1
DMA Page Registers
The DMA page register contains the eight most significant bits of the 24-bit address and works in
conjunction with the DMA controllers to define the complete (24-bit) address for the DMA
channels. Table 4-8 lists the page register port addresses.
Table 4-8. DMA Page Register Addresses
Table 4-8.
DMA Page Register Addresses
DMA Channel
Page Register I/O Port
Controller 1 (byte transfers)
Ch 0
087h
Ch 1
083h
Ch 2
081h
Ch 3
082h
Controller 2 (word transfers)
Ch 4
n/a
Ch 5
08Bh
Ch 6
089h
Ch 7
08Ah
Refresh
08Fh [see note]
NOTE:
The DMA memory page register for the refresh channel must be
programmed with 00h for proper operation.
The memory address is derived as follows:
24-Bit Address - Controller 1 (Byte Transfers)
8-Bit DMA Controller
8-Bit Page Register
A23..A16
A15..A00
24-Bit Address - Controller 2 (Word Transfers)
16-Bit DMA Controller
8-Bit Page Register
A23..A17
A16..A01, (A00 = 0)
Note that address line A16 from the DMA memory page register is disabled when DMA
controller 2 is selected. Address line A00 is not connected to DMA controller 2 and is always 0
when word-length transfers are selected.
By not connecting A00, the following applies:
♦
♦
The size of the the block of data that can be moved or addressed is measured in 16-bits
(words) rather than 8-bits (bytes).
The words must always be addressed on an even boundary.
Compaq D315 and hp d325 Personal Computers4-19
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
DMA controller 1 can move up to 64 Kbytes of data per DMA transfer. DMA controller 2 can
move up to 64 Kwords (128 Kbytes) of data per DMA transfer. Word DMA operations are only
possible between 16-bit memory and 16-bit peripherals.
The RAM refresh is designed to perform a memory read cycle on each of the 512 row addresses
in the DRAM memory space. Refresh operations are used to refresh memory on the 32-bit
memory bus and the ISA bus. The refresh address is provided on lines SA00 through SA08.
Address lines LA23..17, SA18,19 are driven low.
The remaining address lines are in an undefined state during the refresh cycle. The refresh
operations are driven by a 69.799-KHz clock generated by Interval Timer 1, Counter 1. The
refresh rate is 128 refresh cycles in 2.038 ms.
4.4.2.2
DMA Controller Registers
Table 4-9 lists the DMA Controller Registers and their I/O port addresses. Note that there is a set
of registers for each DMA controller.
Table 4-9. DMA Controller Registers
Table 4-9.
DMA Controller Registers
Register
Status
Command
Mode
Write Single Mask Bit
Write All Mask Bits
Software DRQx Request
Base and Current Address - Ch 0
Current Address - Ch 0
Base and Current Word Count - Ch 0
Current Word Count - Ch 0
Base and Current Address - Ch 1
Current Address - Ch 1
Base and Current Word Count - Ch 1
Current Word Count - Ch 1
Base and Current Address - Ch 2
Current Address - Ch 2
Base and Current Word Count - Ch 2
Current Word Count - Ch 2
Base and Current Address - Ch 3
Current Address - Ch 3
Base and Current Word Count - Ch 3
Current Word Count - Ch 3
Temporary (Command)
Reset Pointer Flip-Flop (Command)
Master Reset (Command)
Reset Mask Register (Command)
4-20 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Controller 1
008h
008h
00Bh
00Ah
00Fh
009h
000h
000h
001h
001h
002h
002h
003h
003h
004h
004h
005h
005h
006h
006h
007h
007h
00Dh
00Ch
00Dh
00Eh
Controller 2
0D0h
0D0h
0D6h
0D4h
0DEh
0D2h
0C0h
0C0h
0C2h
0C2h
0C4h
0C4h
0C6h
0C6h
0C8h
0C8h
0CAh
0CAh
0CCh
0CCh
0CEh
0CEh
0DAh
0D8h
0DAh
0DCh
R/W
R
W
W
W
W
W
W
R
W
R
W
R
W
R
W
R
W
R
W
R
W
R
R
W
W
W
Technical Reference Guide
4.5
SYSTEM CLOCK DISTRIBUTION
This system uses clock synthesizers in the IGP and the MCP or MCP-2 components. A 14.31818MHz crystal provides an input for clock circuits of the MCP.
Table 4-10 lists clock signals that are distributed between system board components. Frequencies
that are used only internally in chips and components are not listed.
Table 4-10. Clock Generation and Distribution
Table 4-10.
Clock Generation and Distribution
Frequncy
Source
266 MHz
IGP
200 MHz
IGP/MCP
133 / 166 MHz [1]
IGP
66 MHz
IGP
33 MHz
IGP
32.768 MHz
Crystal
25 MHz
Crystal
25 MHz
NIC PHY
24.576 MHz
Crystal
16 MHz
IGP
14.31818 MHz
Crystal
14.31818 MHz
MCP
14.31818 MHz
Clock buffer
12.288 MHz
Audio codec
NOTE:
[1] D315 / d325
Destination or Function
AGP feedback clock
Hyper Transport Bus clock
Processor, DIMM sockets
AGP slot
APIC clock
MCP, super I/O
NIC PHY
MCP
Audio codec
APIC clock
MCP
Clock buffer
IGP, super I/O
AC link clock
These systems uses the spread-spectrum feature of the IGP component. This feature allows BIOS
to set a down spread (0.9 % on the D315, 0.5 % on the d325) to lower the possible effects of high
frequency EMI. Clocks affected by the spread include those used by the processor, memory, and
AGP.
Compaq D315 and hp d325 Personal Computers4-21
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.6
REAL-TIME CLOCK AND CONFIGURATION MEMORY
The Real-time clock (RTC) and configuration memory (also referred to as “CMOS”) functions are
provided by the MCP component and is MC146818-compatible. As shown in the following
figure, the MCP component provides 256 bytes of battery-backed RAM divided into two 128-byte
configuration memory areas. The RTC uses the first 14 bytes (00-0Dh) of the standard memory
area. All locations of the standard memory area (00-7Fh) can be directly accessed using
conventional OUT and IN assembly language instructions through I/O ports 70h/71h, although the
suggested method is to use the INT15 AX=E823h BIOS call.
0Dh
0Ch
0Bh
0Ah
09h
08h
07h
06h
05h
04h
03h
02h
01h
00h
Register D
Register C
Register B
Register A
Year
Month
Date of Month
Day of Week
Hours (Alarm)
Hours (Timer)
Minutes (Alarm)
Minutes (Timer)
Seconds (Alarm)
Seconds (Timer)
MCP
FFh
Extended Config.
Memory Area
(128 bytes)
80h
7Fh
Standard Config.
Memory Area
(114 bytes)
RTC Area
(14 bytes)
0Eh
0Dh
00h
CMOS
Figure 4-11. Configuration Memory Map
A lithium 3-VDC battery is used for maintaining the RTC and configuration memory while the
system is powered down. The battery is located in a battery holder on the system board and has a
life expectancy of about three years. When the battery has expired it is replaced with a Renata
CR2032 or equivalent 3-VDC lithium battery.
4.6.1
CLEARING CMOS
The contents of configuration memory (including the Power-On Password) can be cleared by the
following procedure:
1.
2.
3.
4.
5.
6.
Turn off the unit and disconnect the AC power cord from the outlet and/or system unit.
Remove the chassis hood (cover) and insure that no LEDs on the system board are
illuminated.
On the JBAT1 header, move the jumper from pins 1 and 2 to pins 2 and 3. Leave the jumper
on pins 2 and 3 for about 5 seconds. This action will ground the battery input to the CMOS
circuitry.
Replace the jumper onto pins 1 and 2.
Replace the chassis hood (cover).
Reconnect the AC power cord to the outlet and/or system unit and reboot the system.
To clear only the Power-On Password refer to section 4.7.1.1.
4-22 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
4.6.2 CMOS ARCHIVE AND RESTORE
During the boot process the BIOS saves a copy of CMOS to the flash ROM. If the system
becomes unusable, the last good copy of CMOS can be recalled using the power-override function
as follows:
1.
2.
3.
With the unit powered down, press and release the power button to initiate the boot sequence.
Immediately after releasing the power button, press it again and hold (typically at least four
seconds) until the unit powers off again. This action will be recorded as a power button
override event.
Press and release the power button once more, initiating the boot sequence that should detect
the occurrence of an override event and load the backup copy of CMOS, allowing the system
to boot.
4.6.3 STANDARD CMOS LOCATIONS
Table 4-11 and the following paragraphs describe standard configuration memory locations 0Ah3Fh. These locations are accessible through using OUT/IN assembly language instructions using
port 70/71h or BIOS function INT15, AX=E823h.
Table 4-11. Configuration Memory (CMOS) Map
Table 4-11.
Configuration Memory (CMOS) Map
Location Function
Location
Function
00-0Dh
Real-time clock
24h
System board ID
0Eh
Diagnostic status
25h
System architecture data
0Fh
System reset code
26h
Auxiliary peripheral configuration
10h
Diskette drive type
27h
Speed control external drive
11h
Reserved
28h
Expanded/base mem. size, IRQ12
12h
Hard drive type
29h
Miscellaneous configuration
13h
Security functions
2Ah
Hard drive timeout
14h
Equipment installed
2Bh
System inactivity timeout
15h
Base memory size, low byte/KB
2Ch
Monitor timeout, Num Lock Cntrl
16h
Base memory size, high byte/KB
2Dh
Additional flags
17h
Extended memory, low byte/KB
2Eh-2Fh
Checksum of locations 10h-2Dh
18h
Extended memory, high byte/KB
30h-31h
Total extended memory tested
19h
Hard drive 1, primary controller
32h
Century
1Ah
Hard drive 2, primary controller
33h
Miscellaneous flags set by BIOS
1Bh
Hard drive 1, secondary controller
34h
International language
1Ch
Hard drive 2, secondary controller
35h
APM status flags
1Dh
Enhanced hard drive support
36h
ECC POST test single bit
1Eh
Reserved
37h-3Fh
Power-on password
1Fh
Power management functions
40-FFh
Feature Control/Status
NOTES:
Assume unmarked gaps are reserved.
Higher locations (>3Fh) contain information that should be accessed using the INT15, AX=E845h
BIOS function (refer to Chapter 8 for BIOS function descriptions).
Compaq D315 and hp d325 Personal Computers4-23
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.7
SYSTEM MANAGEMENT
This section describes functions having to do with security, power management, temperature, and
overall status. These functions are handled by hardware and firmware (BIOS) and generally
configured through the Setup utility.
4.7.1 SECURITY FUNCTIONS
This system includes various features that provide different levels of security. Note that this
subsection describes only the hardware functionality (including that supported by Setup) and
does not describe security features that may be provided by the operating system and application
software.
4.7.1.1
Power-On Password
This system includes a power-on password, which may be enabled or disabled (cleared) through a
jumper on the system board. The password is stored in configuration memory (CMOS) and if
enabled and then forgotten will require that either the password be cleared (preferable solution
and described below) or the entire CMOS be cleared (refer to section 4.6).
To clear only the password, use the following procedure:
1.
2.
3.
4.
5.
6.
7.
4.7.1.2
Turn off the system and disconnect the AC power cord from the outlet and/or system unit.
Remove the cover (hood) as described in the appropriate User Guide or Service Reference
Guide. Insure that any system board LEDs are off (not illuminated).
Locate the password clear header labeled JCMOS1 and move the jumper from pins 1 and 2 to
pins 2 and 3.
Replace the cover.
Re-connect the AC power cord to the AC outlet and/or system unit.
Turn on the system. The POST routine will clear and disable the password.
To re-enable the password feature, repeat steps 1-6, replacing the jumper on pins 1 and 2 of
header JCMOS1.
Setup Password
The Setup utility may be configured to be always changeable or changeable only by entering a
password. The password is held on CMOS and, if forgotten, will require that CMOS be cleared
(refer to section 4.6).
4-24 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
4.7.1.3
Cable Lock Provision
These systems include a chassis cutout (on the rear panel) for the attachment of a cable lock
mechanism.
4.7.1.4
I/O Interface Security
The serial, parallel, USB, and diskette interfaces may be disabled individually through the Setup
utility to guard against unauthorized access to a system. In addition, the ability to write to or boot
from a removable media drive (such as the diskette drive) may be enabled through the Setup
utility. The disabling of the serial, parallel, and diskette interfaces are a function of the
LPC47B367 I/O controller. The USB ports are controlled through the MCP.
Compaq D315 and hp d325 Personal Computers4-25
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.7.2 POWER MANAGEMENT
This system provides baseline hardware support of ACPI- and APM-compliant firmware and
software. Key power-consuming components (processor, chipset, I/O controller, and fan) can be
placed into a reduced power mode either automatically or by user control. The system can then be
brought back up (“wake-up”) by events defined by the ACPI specification. The ACPI wake-up
events supported by this system are listed as follows:
ACPI Wake-Up Event
Power Button
RTC Alarm
Wake On LAN (w/NIC)
PME
USB
Keyboard
Mouse
System Wakes From
Suspend or soft-off
Suspend or soft-off
Suspend or soft-off
Suspend or soft-off
Suspend only
Suspend only
Suspend only
4.7.3 SYSTEM STATUS
These systems provide a visual indication of system boot and ROM flash status through the
keyboard LEDs and operational status using bi-colored power and hard drive activity LEDs as
indicated in Tables 4-12 and 4-13 respectively.
NOTE: The LED indications listed in Table 4-13 are valid only for PS/2-type
keyboards. A USB keyboard will not provide LED status for the listed events, although
audible (beep) indications will occur.
Table 4-12. System Boot/ROM Flash Status LED Indications
Table 4-12.
System Boot/ROM Flash Status LED Indications
NUM Lock
CAPs Lock
Scroll Lock
Event
LED
LED
LED
System memory failure [1]
Blinking
Off
Off
Graphics controller failure [2]
Off
Blinking
Off
System failure prior to graphics cntlr. initialization [3]
Off
Off
Blinking
ROMPAQ diskette not present, faulty, or drive prob.
On
Off
Off
Password prompt
Off
On
Off
Invalid ROM detected - flash failed
Blinking [4]
Blinking [4]
Blinking [4]
Keyboard locked in network mode
Blinking [5]
Blinking [5]
Blinking [5]
Successful boot block ROM flash
On [6]
On [6]
On [6]
NOTES:
[1] Accompanied by 1 short, 2 long audio beeps
[2] Accompanied by 1 long, 2 short audio beeps
[3] Accompanied by 2 long, 1 short audio beeps
[4] All LEDs will blink in sync twice, accompanied by 1 long and three short audio beeps
[5] LEDs will blink in sequence (NUM Lock, then CAPs Lock, then Scroll Lock)
[6] Accompanied by rising audio tone.
4-26 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
Table 4-13. System Operational Status LED Indication
Table 4-13.
System Operational Status LED Indications
D315
d325
System Status
Power LED
Power LED
S0: System on (normal operation)
Steady green
Steady green
S1: Suspend
Blinks green @ .5 Hz
Blinks green @ .5 Hz
S3: Suspend to RAM
Blinks green @ .5 Hz
Blinks green @ .5 Hz
S4: Suspend to disk
Off
Off
S5: Soft off
Off
Off
Processor not seated or installed
Steady red
Steady red
CPU thermal shutdown
See note [1]
See note [1]
No memory installed
Blinks red @ 2 Hz
Blinks red @ 2 Hz
Memory error
na
See note [2]
ROM flashing
See note [3]
See note [3]
Video error
na
See note [4]
PCA failure
na
See note [5]
Invalid ROM checksum error
na
See note [6]
System off
Off
Off
NOTE:
For both systems, HD LED is on (green) during hrd rive activity, off at all other times.
[1] Sequence; blinks red every second for 2 seconds, then off for two seconds.
[2] Sequence; blinks red five times in five seconds followed by two-second pause.
[3] Steady red when flashing ROM, then blinks green every second indicating user can restart.
[4] Sequence; blinks red six times in six seconds followed by two-second pause.
[5] Sequence; blinks red seven times in seven seconds followed by two-second pause.
[6] Sequence; blinks red eight times in eight seconds followed by two-second pause.
4.7.4 THERMAL SENSING AND COOLING
These systems feature variable-speed fans that are controlled through temperature sensing logic
on the system board and/or in the power supply. Typical cooling conditions include the
following:
1.
2.
3.
4.
Normal – Low fan speed.
Hot processor – ASIC directs Speed Control logic to increase speed of fan(s).
Hot power supply – Power supply increases speed of fan(s).
Sleep state – Fan(s) turned off. Hot processor or power supply will result in starting fan(s).
High and low thermal parameters are programmed into the ASIC by BIOS during POST. If the
high thermal parameter is reached then the fan(s) will be turned on full speed and the Thermsignal will be asserted.
The system board provides connections for a heatsink-mounted CPU fan and a chassis fan, both
which complement the power supply fan. The system supports the use of variable-speed fans that
are regulated according to the temperature measured by an AMD1030 temperature controller.
Compaq D315 and hp d325 Personal Computers4-27
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.7.4.1
Cooling for D315 Models
The temperature controller produces the Fan CMD (which varies from 0 to +2.5 VDC) that is
applied to the speed control circuitry of the power supply assembly. The output of the speed
control circuitry controls the power supply assembly’s internal fan and is also routed back to the
system board and, in the default jumper configuration, is applied as the Fan Sink signal to the
negative terminal of the connected fans. The default jumper configuration also applies + 5 VDC to
the positive terminal of the fans. With the Fan CMD signal being varied from +0.5 to -7 VDC, the
chassis and CPU fans will be driven by a voltage from about +5 to +12 VDC, depending on the
processor temperature.
In a characteristically warm environment or should the speed regulation circuitry be inadequate or
fail it may be desirable to have the fans driven by a constant +12 VDC by configuring both
FAN_SEL jumpers to pins 1 and 2.
Note that the power supply assembly fan operates independently of the CPU and chassis fans.
CAUTION: Both FAN_SELn jumpers must have the same configuration (jumpers on
the same pins). Different jumper settings (one jumper on pins 1 and 2 and the other
jumper on pins 2 and 3) may result in equipment damage.
Chassis Fan
Header
(-)
1
Fan Pwr (+)
2
TACH
NC
3
FAN_SEL1
FAN_SEL2
Header/Jumper Header/Jumper
Processor
Fan Sink
ThermAMD1030
Temp.
Controller
CPU Fan
Header
(-)
1
Fan Pwr (+)
2
TACH
3
NC
SMBus
Super
I/O Cntlr.
PWR_FAN
Fan
Header
Sink
1
Fan
Fan CMD
CMD
2
1
1
2
2
3
3
+12 VDC
+5 VDC
Power Supply Assembly
PS Fan
Speed
Control
(-)
+5 VDC (+)
PS
Circuits
NOTES: Jumpers shown in standard configuration.
TACH function of the fan(s) not used.
Figure 4-12. D315 Model Fan Control Block Diagram
4-28 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
4.7.4.2
Cooling for d325 Models
The fan control logic on the d325 model differs from the D315 system in that fans are controlled
by the system board logic. The fans are driven by a constant positive 12 volts on one side and a
negative voltage that is variable through the Fan Cntrl logic. A Hardware Monitor ASIC monitors
the temperature of the processor and changes the duty cycle of the Fan PWM to increase or
decrease fan speed based on the processor temperature. The Fan Clamp signal is initiated by the
BIOS and produced by the GPIO at boot time to ensure that the fans start at boot time.
NOTE: A protection mechanism is provided where the processor threshold
temperature programmed into the Hardware Monitor ASIC is temporarily set by the
BIOS to a lower than normal level during the initial start up to protect against the
possibility of an incorrectly installed heat sink. If during the boot period the processor’s
temperature reaches 100° C the hardware Monitor will assert the Therm signal causing
the I/O Controller to de-assert the PS On signal, which will shut down the power supply.
If the processor does not reach 100° C during the boot sequence the BIOS then re-sets
the thermal threshold to the run-time level of 125° C
+12 VDC
CPU
Fan Tach
Tach Logic
CPU Fan
Header P70
(-)
1
(+)
2
Sense
3
Chassis Fan
Header P8
(-)
1
(+)
2
Sense
3
+12 VDC
Tach Logic
Chassis
Fan Tach
LPC47B367
I/O
Controller
PS On
Header
P16
1
Fan
Clamp
Therm
Fan PWM
Fan
Cntrl
Fan
C
Fan Sink
PS Fan
Speed
Control
2
14
(-)
+5 VDC (+)
ATX Power
P1
Hardware
Monitor
ASIC
Power Supply Assembly
PS On
PS
Circuits
Processor
Figure 4-13. d325 Model Fan Control Functional Block Diagram
Compaq D315 and hp d325 Personal Computers4-29
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
4.8
REGISTER MAP AND MISCELLANEOUS FUNCTIONS
This section contains the system I/O map and information on general-purpose functions of the
MCP and I/O controller.
4.8.1 SYSTEM I/O MAP
Table 4-14 lists the fixed addresses of the input/output (I/O) ports.
Table 4-14. System I/O Map
Table 4-14.
System I/O Map
I/O Port
Function
0000..001Fh
DMA Controller 1
0020..002Dh
Interrupt Controller 1
002E, 002Fh
Index, Data Ports to LPC47B367 I/O Controller (primary)
0030..003Dh
Interrupt Controller
0040..0042h
Timer 1
004E, 004Fh
Index, Data Ports to LPC47B367 I/O Controller (secondary)
0050..0052h
Timer / Counter
0060..0067h
Microcontroller, NMI Controller (alternating addresses)
0070..0077h
RTC Controller
0080..0091h
DMA Controller
0092h
Port A, Fast A20/Reset Generator
0093..009Fh
DMA Controller
00A0..00B1h
Interrupt Controller 2
00B2h, 00B3h
APM Control/Status Ports
00B4..00BDh
Interrupt Controller
00C0..00DFh
DMA Controller 2
00F0h
Coprocessor error register
0170..0177h
IDE Controller 2 (active only if standard I/O space is enabled for primary drive)
01F0..01F7h
IDE Controller 1 (active only if standard I/O space is enabled for secondary drive)
0278..027Fh
Parallel Port (LPT2)
02E8..02EFh
Serial Port (COM4)
02F8..02FFh
Serial Port (COM2)
0370..0377h
Diskette Drive Controller Secondary Address
0376h
IDE Controller 2 (active only if standard I/O space is enabled for primary drive)
0378..037Fh
Parallel Port (LPT1)
03B0..03DFh
Graphics Controller
03BC..03BEh
Parallel Port (LPT3)
03E8..03EFh
Serial Port (COM3)
03F0..03F5h
Diskette Drive Controller Primary Addresses
03F6h
IDE Controller 1 (active only if standard I/O space is enabled for sec. drive)
03F8..03FFh
Serial Port (COM1)
04D0, 04D1h
Interrupt Controller
0678..067Fh
Parallel Port (LPT2)
0778..077Fh
Parallel Port (LPT1)
07BC..07BEh
Parallel Port (LPT3)
0CF8h
PCI Configuration Address (dword access only )
0CF9h
Reset Control Register
0CFCh
PCI Configuration Data (byte, word, or dword access)
NOTE:
Assume unmarked gaps are unused, reserved, or used by functions that employ variable I/O
address mapping. Some ranges may include reserved addresses.
4-30 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
4.8.2 LPC47B367 I/O CONTROLLER FUNCTIONS
The LPC47B367 I/O controller contains various functions such as the keyboard/mouse interfaces,
diskette interface, serial interfaces, and parallel interface. While the control of these interfaces
uses standard AT-type I/O addressing (as described in chapter 5) the configuration of these
functions uses indexed ports unique to the LPC47B367. In these systems, hardware strapping
selects I/O addresses 02Eh and 02Fh at reset as the Index/Data ports for accessing the logical
devices within the LPC47B367. Table 4-15 lists the PnP standard control registers for the
LPC47B367.
Table 4-15 LPC47B367 I/O Controller Registers
Table 4-15.
LPC47B367 I/O Controller Control Registers
Index
02h
03h
07h
20h
21h
22h
23h
24h
25h
26h
27h
28-2Fh
NOTE:
Function
Configuration Control
Reserved
Logical Device (Interface) Select:
00h = Diskette Drive I/F
01h = Reserved
02h = Reserved
03h = Parallel I/F
04h = Serial I/F (UART 1/Port A)
05h = Serial I/F (UART 2/Port B)
06h = Reserved
07h = Keyboard I/F
08h = Reserved
09h = Reserved
0Ah = Runtime Registers (GPIO Config.)
0Bh = SMBus Configuration
Super I/O ID Register (SID)
Revision
Logical Device Power Control
Logical Device Power Management
PLL / Oscillator Control
Reserved
Configuration Address (Low Byte)
Configuration Address (High Byte)
Reserved
Reset Value
00h
00h
56h
-00h
00h
04h
For a detailed description of registers refer to appropriate SMC documentation.
The configuration registers are accessed through I/O registers 2Eh (index) and 2Fh (data) after the
configuration phase has been activated by writing 55h to I/O port 2Eh. The desired interface
(logical device) is initiated by firmware selecting logical device number of theLPC47B347 using
the following sequence:
1.
2.
3.
4.
Write 07h to I/O register 2Eh.
Write value of logical device to I/O register 2Fh.
Write 30h to I/O register 2Eh.
Write 01h to I/O register 2Fh (this activates the interface).
Writing AAh to 2Eh deactivates the configuration phase.
Compaq D315 and hp d325 Personal Computers4-31
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 4 System Support
The systems covered in this guide utilize the following specialized functions built into the
LPC47B367 I/O Controller:
♦
Power/HD LED status indicators – The I/O controller provides color and blink control for the
front panel LEDs used for indicating system events as listed below. Indications valid for both
D315 and d325 unless otherwise indicated.
System Status
Power LED
HD LED
S0: System on (normal operation)
Steady green
Green w/HD activity
S1: Suspend
Blinks green @ 0.5 Hz
Off
S3: Suspend to RAM
Blinks green @ 0.5 Hz
Off
S4: Suspend to disk
Off
Off
S5: Soft off
Off
Off
Processor not seated
Steady red
Off
ROM flashing
[1]
Off
No memory installed
Blinks red @ 2 Hz
Off
Power supply crowbar activated (D315
Blinks red @ 0.5 Hz
Off
only)
CPU thermal shutdown
D315 [2], d325 [3]
Memory error (d325 only)
See note [4]
Off
Video error (d325 only)
See note [5]
Off
System board failure (d325 only)
See note [6]
Off
Invalid ROM checksum (d325 only)
See note [7]
Off
System off
Off
Off
NOTES:
[1] Red during flash, then blinks green @ 1 Hz when user can reboot.
[2] Repetitive sequence of 2 red blinks @ 1 Hz, followed by 2-second pause.
[3] Repetitive sequence of four red blinks @ 1 Hz followed by 2-second pause
[4] Repetitive sequence of five red blinks @ 1 Hz followed by 2-second pause.
[5] Repetitive sequence of six red blinks @ 1 Hz followed by 2-second pause.
[6] Repetitive sequence of seven red blinks @ 1 Hz followed by 2-second pause.
[7] Repetitive sequence of eight red blinks @ 1 Hz followed by 2-second pause.
Beeps
None
None
None
None
None
None
None
None
None
5
6
7
8
None
♦
I/O security – The parallel, serial, and diskette interfaces may be disabled individually by
software and the LPC47B367’s disabling register locked. If the disabling register is locked, a
system reset through a cold boot is required to gain access to the disabling (Device Disable)
register.
♦
Legacy/ACPI power button mode control – The LPC47B367 receives the pulse signal from
the system’s power button and produces the PS On signal according to the mode (legacy or
ACPI) selected. Refer to chapter 7 for more information regarding power management.
4-32 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
Chapter 5
INPUT/OUTPUT INTERFACES
5. Chapter 5 INPUT/OUTPUT INTERFACES
5.1
INTRODUCTION
This chapter describes the standard (i.e., system board) interfaces that provide input and output
(I/O) porting of data and specifically discusses interfaces that are controlled through I/O-mapped
registers. The following I/O interfaces are covered in this chapter:
♦
♦
♦
♦
♦
♦
♦
♦
5.2
Enhanced IDE interface (5.2)
Diskette drive interface (5.3)
Serial interfaces (5.4)
Parallel interface (5.5)
Keyboard/pointing device interface (5.6)
Universal serial bus interface (5.7)
Audio subsystem (5.8)
Network Interface Controller (5.9)
page 5-1
page 5-4
page 5-8
page 5-11
page 5-16
page 5-22
page 5-26
page 5-32
ENHANCED IDE INTERFACE
The enhanced IDE (EIDE) interface consists of primary and secondary controllers integrated into
the south bridge component of the chipset. Two 40-pin IDE connectors (one for each controller)
are included on the system board. Each controller can be configured independently for the
following modes of operation:
♦
♦
♦
Programmed I/O (PIO) mode – CPU controls drive transactions through standard I/O mapped
registers of the IDE drive.
8237 DMA mode – CPU offloads drive transactions using DMA protocol with transfer rates
up to 16 MB/s.
Ultra ATA/100 mode – Preferred bus mastering source-synchronous protocol providing
transfer rates of 100 MB/s.
5.2.1 IDE PROGRAMMING
The IDE interface is configured as a PCI device during POST and controlled through I/O-mapped
registers at runtime. Operating systems other than DOS or Windows may require using Setup
(F10) for drive configuration.
Compaq D315 and hp d325 Personal Computers 5-1
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.2.1.1 IDE Configuration Registers
The IDE controller is configured as a PCI device with bus mastering capability. The PCI
configuration registers for the IDE controller function (PCI device #9, function #0) are listed in
Table 5-1.
Table 5–1. IDE PCI Configuration Registers
Table 5-1.
IDE PCI Configuration Registers (MCP, Device 9/Function 0)
PCI Conf.
Addr.
Register
00, 01h
Vender ID
02, 03h
Device ID
04, 05h
PCI Command
06-07h
PCI Status
08h
Revision ID
09 – 0Bh
Class Code
0Ch
Cache Line Size
0Dh
Master Latency Timer
0Eh
Header Type
0Fh
BIST
10 – 13h
Pri. Cmd. I/O Base Addr.
14 – 17h
Pri. Cntrl. I/O Base Addr.
18 – 1Bh
Sec. CMD I/O Base Addr.
1C – 1Fh
Sec. Cntrl. I/O Base Addr.
20h
Bus Mstr. I/O Base Addr.
2Ch
Subsystem Vendor ID
2Eh
Subsystem ID
34h
Capabilities Pointer
NOTES:
[1] D315 = 01BCh, d325 = 0065h
Reset
Value
10DEh
[1]
0000h
00B0h
A1h
01018Ah
00h
00h
00h
00h
1d
1d
1d
1d
1d
0000h
0000h
44h
PCI Conf.
Addr.
3Ch
3Dh
3Eh
3Fh
40h
42h
44h
45h
46h
48h
4Bh
50h
58, 59h
5A, 5Bh
5Ch
5Dh
60h
-
Register
Interrupt Line
Interrupt Pin
Minimum Grant
Maximum Latency
Write SS Vendor ID
Write SS ID
Power Mgmt. Config.
Next Item Pointer
Power Mgmt. Capabilities
Power Mgmt. Cntrl./Sts.
Power Mgmt. Data
IDE Config.
IDE Timing
IDE Timing
IDE Cycle & Addr. Timing
IDD Cycle & Addr. Timing
UDMA Mode Selection
-
Reset
Value
00h
01h
03h
01h
0000h
0000h
01h
00h
E802h
0000h
00h
0000h
A8A8h
A8A8h
00FFh
FFFFh
0s
-
5.2.1.2 IDE Bus Master Control Registers
The IDE interface can perform PCI bus master operations using the registers listed in Table 5-2.
These registers occupy 16 bytes of variable I/O space set by software and indicated by PCI
configuration register 20h in the previous table.
Table 5–2. IDE Bus Master Control Registers
Table 5-2.
IDE Bus Master Control Registers
I/O Addr.
Size
Default
Offset
(Bytes)
Register
Value
00h
1
Bus Master IDE Command (Primary)
00h
02h
1
Bus Master IDE Status (Primary)
00h
04h
4
Bus Master IDE Descriptor Pointer (Pri.)
0000 0000h
08h
1
Bus Master IDE Command (Secondary)
00h
0Ah
2
Bus Master IDE Status (Secondary)
00h
0Ch
4
Bus Master IDE Descriptor Pointer (Sec.)
0000 0000h
NOTE:
Unspecified gaps are reserved, will return indeterminate data, and should not be written to.
5-2 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
5.2.2 IDE CONNECTOR
This system uses a standard 40-pin connector for the primary IDE device and connects (via a
cable) to the hard drive. Note that some signals are re-defined for UATA/33 and higher modes,
which require a special 80-conductor cable (supplied) designed to reduce cross-talk. Device
power is supplied through a separate connector.
Figure 5-1. 40-Pin Primary IDE Connector (on system board).
Table 5–3. 40-Pin Primary IDE Connector Pinout
Table 5-3.
40-Pin Primary IDE Connector Pinout
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
NOTES:
Signal
RESETGND
DD7
DD8
DD6
DD9
DD5
DD10
DD4
DD11
DD3
DD12
DD2
DD13
DD1
DD14
DD0
DD15
GND
--
Description
Reset
Ground
Data Bit <7>
Data Bit <8>
Data Bit <6>
Data Bit <9>
Data Bit <5>
Data Bit <10>
Data Bit <4>
Data Bit <11>
Data Bit <3>
Data Bit <12>
Data Bit <2>
Data Bit <13>
Data Bit <1>
Data Bit <14>
Data Bit <0>
Data Bit <15>
Ground
Key
Pin
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Signal
DRQ
GND
IOWGND
IORGND
IORDY
CSEL
DAKGND
IRQn
IO16DA1
DSKPDIAG
DA0
DA2
CS0CS1HDACTIVEGND
Description
DMA Request
Ground
I/O Write [1]
Ground
I/O Read [2]
Ground
I/O Channel Ready [3]
Cable Select
DMA Acknowledge
Ground
Interrupt Request [4]
16-bit I/O
Address 1
Pass Diagnostics
Address 0
Address 2
Chip Select
Chip Select
Drive Active (front panel LED) [5]
Ground
[1] On UATA/33 and higher modes, re-defined as STOP.
[2] On UATA/33 and higher mode reads, re-defined as DMARDY-.
On UATA/33 and higher mode writes, re-defined as STROBE.
[3] On UATA/33 and higher mode reads, re-defined as STROBE-.
On UATA/33 and higher mode writes, re-defined as DMARDY-.
[4] Primary connector wired to IRQ14, secondary connector wired to IRQ15.
[5] Pin 39 is used for spindle sync and drive activity (becomes SPSYNC/DACT-)
when synchronous drives are connected.
Compaq D315 and hp d325 Personal Computers 5-3
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.3
DISKETTE DRIVE INTERFACE
The diskette drive interface supports up to two diskette drives, each of which use a common cable
connected to a standard 34-pin diskette drive connector. Models that come standard with a 3.5inch 1.44-MB diskette drive will have the diskette drive installed as drive A. The drive
designation is determined by which connector is used on the diskette drive cable. The drive
attached to the end connector is drive A while the drive attached to the second (next to the end)
connector is drive B.
On all models, the diskette drive interface function is integrated into the LPC47B367 super I/O
component. The internal logic of the I/O controller is software-compatible with standard 82077type logic. The diskette drive controller has three operational phases in the following order:
♦
♦
♦
Command phase - The controller receives the command from the system.
Execution phase - The controller carries out the command.
Results phase - Status and results data is read back from the controller to the system.
The Command phase consists of several bytes written in series from the CPU to the data register
(3F5h/375h). The first byte identifies the command and the remaining bytes define the parameters
of the command. The Main Status register (3F4h/374h) provides data flow control for the diskette
drive controller and must be polled between each byte transfer during the Command phase.
The Execution phase starts as soon as the last byte of the Command phase is received. An
Execution phase may involve the transfer of data to and from the diskette drive, a mechnical
control function of the drive, or an operation that remains internal to the diskette drive controller.
Data transfers (writes or reads) with the diskette drive controller are by DMA, using the DRQ2
and DACK2- signals for control.
The Results phase consists of the CPU reading a series of status bytes (from the data register
(3F5h/375h)) that indicate the results of the command. Note that some commands do not have a
Result phase, in which case the Execution phase can be followed by a Command phase.
During periods of inactivity, the diskette drive controller is in a non-operation mode known as the
Idle phase.
5-4 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
5.3.1 DISKETTE DRIVE PROGRAMMING
Programming the diskette drive interface consists of configuration, which occurs typically during
POST, and control, which occurs at runtime.
5.3.1.1 Diskette Drive Interface Configuration
The diskette drive controller must be configured for a specific address and also must be enabled
before it can be used. Address selection and enabling of the diskette drive interface are affected by
firmware through the PnP configuration registers of the LPC47B367 I/O controller during POST.
The configuration registers are accessed through I/O registers 2Eh (index) and 2Fh (data) after the
configuration phase has been activated by writing 55h to I/O port 2Eh. The diskette drive I/F is
initiated by firmware selecting logical device 0 of the LPC47B367 using the following sequence:
1.
2.
3.
4.
Write 07h to I/O register 2Eh.
Write 00h to I/O register 2Fh (this selects the diskette drive I/F).
Write 30h to I/O register 2Eh.
Write 01h to I/O register 2Fh (this activates the interface).
Writing AAh to 2Eh deactivates the configuration phase. The diskette drive I/F configuration
registers are listed in the following table:
Table 5–4. Diskette Drive Controller Configuration Registers
Table 5-4.
Diskette Drive Interface Configuration Registers
Index
Address
30h
60-61h
70h
74h
F0h
F1h
F2h
F4h
F5h
Function
Activate
Base Address
Interrupt Select
DMA Channel Select
DD Mode
DD Option
DD Type
DD 0
DD 1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
Value
01h
03F0h
06h
02h
02h
00h
FFh
00h
00h
For detailed configuration register information refer to the SMSC data sheet for the LPC47B367
I/O component.
5.3.1.2 Diskette Drive Interface Control
The BIOS function INT 13 provides basic control of the diskette drive interface. The diskette
drive interface can be controlled by software through the LPC47B367’s I/O-mapped registers
listed in Table 5-5. The diskette drive controller of the LPC47B367 operates in the PC/AT mode
in these systems.
Compaq D315 and hp d325 Personal Computers 5-5
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
Table 5–5. Diskette Drive Interface Control Registers
Table 5-5.
Diskette Drive Interface Control Registers
Pri.
Addr.
3F0h
Sec.
Addr.
370h
Register
Status Register A:
<7> Interrupt pending
<6> Reserved (always 1)
<5> STEP pin status (active high)
<4> TRK 0 status (active high)
<3> HDSEL status (0 = side 0, 1 = side 1)
<2> INDEX status (active high)
<1> WR PRTK status (0 = disk is write protected)
<0> Direction (0 = outward, 1 = inward)
3F1h
371h
Status Register B:
<7,6> Reserved (always 1’s)
<5> DOR bit 0 status
<4> Write data toggle
<3> Read data toggle
<2> WGATE status (active high)
<1,0> MTR 2, 1 ON- status (active high)
3F2h
372h
Digital Output Register (DOR):
<7,6> Reserved
<5,4> Motor 1, 0 enable (active high)
<3> DMA enable (active high)
<2> Reset (active low)
<1,0> Drive select (00 = Drive 1, 01 = Drive 2, 10 = Reserved, 11 = Tape drive)
3F3h
373h
Tape Drive Register (available for compatibility)
3F4h
374h
Main Status Register (MSR):
<7> Request for master (host can transfer data) (active high)
<6> Transfer direction (0 – write, 1 = read)
<5> non-DMA execution (active high)
<4> Command busy (active high)
<3,2> Reserved
<1,0> Drive 1, 2 busy (active high)
Data Rate Select Register (DRSR):
<7> Software reset (active high)
<6> Low power mode enable (active high)
<5> Reserved (0)
<4..2> Precompensation select (default = 000)
<1,0> Data rate select (00 = 500 Kb/s, 01 = 300 Kb/s, 10 = 250 Kb/s, 11 = 2/1
Mb/s)
3F5h
375h
Data Register:
<7..0> Data
3F6h
376h
Reserved
3F7h
377h
Digital Input Register (DIR):
<7> DSK CHG status (records opposite value of pin)
<6..0> Reserved (0’s)
Configuration Control Register (CCR):
<7..2> Reserved
<1,0> Data rate select (00 = 500 Kb/s, 01 = 300 Kb/s, 10 = 250 Kb/s, 11 = 2/1
Mb/s)
NOTE: The most recently written data rate value to either DRSR or CCR will be in effect.
5-6 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
R/W
R
R
R/W
R/W
R
W
R/W
-R
W
Technical Reference Guide
5.3.2 DISKETTE DRIVE CONNECTOR
This system uses a standard 34-pin connector (refer to Figure 5-2 and Table 5-6 for the pinout) for
diskette drives. Drive power is supplied through a separate connector.
2
1
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
Figure 5-2. 34-Pin Diskette Drive Connector.
Table 5–6. 34-Pin Diskette Drive Connector Pinout
Table 5-6.
34-Pin Diskette Drive Connector Pinout
Pin
1
2
3
Signal
GND
LOW DEN---
Description
Ground
Low density select
(KEY)
Pin
18
19
20
Signal
DIRGND
STEP-
4
5
6
MEDIA IDGND
DRV 4
SELGND
INDEXGND
MTR 1 ONGND
DRV 2
SELGND
DRV 1
SELGND
MTR 2 ONGND
Media identification
Ground
Drive 4 select
21
22
23
GND
WR DATAGND
Description
Drive head direction control
Ground
Drive head track step
control
Ground
Write data
Ground
Ground
Media index is detected
Ground
Activates drive motor
Ground
Drive 2 select
24
25
26
27
28
29
WR ENABLEGND
TRK 00GND
WR PRTKGND
Enable for WR DATAGround
Heads at track 00 indicator
Ground
Media write protect status
Ground
Ground
Drive 1 select
30
31
RD DATAGND
Data and clock read off disk
Ground
Ground
Activates drive motor
Ground
32
33
34
SIDE SELGND
DSK CHG-
Head select (side 0 or 1)
Ground
Drive door opened indicator
7
8
9
10
11
12
13
14
15
16
17
Compaq D315 and hp d325 Personal Computers 5-7
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.4
SERIAL INTERFACE
All models include at least one RS-232-C type serial interface to transmit and receive
asynchronous serial data with external devices. The serial interface function is provided by the
LPC47B367 I/O controller component that includes two NS16C550-compatible UARTs.
The UART supports the standard baud rates up through 115200, and also special high speed rates
of 239400 and 460800 baud. The baud rate of the UART is typically set to match the capability of
the connected device. While most baud rates may be set at runtime, baud rates 230400 and
460800 must be set during the configuration phase.
5.4.1 SERIAL CONNECTOR
The serial interface uses a DB-9 connector as shown in the following figure with the pinout listed
in Table 5-5.
Figure 5-3. Serial Interface Connector (Male DB-9 as viewed from rear of chassis)
Table 5–7. DB-9 Serial Connector Pinout
Table 5-7.
DB-9 Serial Connector Pinout
Pin
1
2
3
4
5
Signal
CD
RX Data
TX Data
DTR
GND
Description
Carrier Detect
Receive Data
Transmit Data
Data Terminal Ready
Ground
Pin
6
7
8
9
--
Signal
DSR
RTS
CTS
RI
--
Description
Data Set Ready
Request To Send
Clear To Send
Ring Indicator
--
The standard RS-232-C limitation of 50 feet (or less) of cable between the DTE (computer) and
DCE (modem) should be followed to minimize transmission errors. Higher baud rates may require
shorter cables.
5-8 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
5.4.2 SERIAL INTERFACE PROGRAMMING
Programming the serial interfaces consists of configuration, which occurs during POST, and
control, which occurs during runtime.
5.4.2.1 Serial Interface Configuration
The serial interface must be configured for a specific address range (COM1, COM2, etc.) and also
must be activated before it can be used. Address selection and activation of the serial interface are
affected through the PnP configuration registers of the LPC47B367 I/O controller.
The serial interface configuration registers are listed in the following table:
Table 5–8. Serial Interface Configuration Registers
Table 5-8.
Serial Interface Configuration Registers
Index
Address
Function
30h
Activate
60h
Base Address MSB
61h
Base Address LSB
70h
Interrupt Select
F0h
Mode Register
NOTE:
Refer to LPC47B367 data sheet for detailed register information.
R/W
R/W
R/W
R/W
R/W
R/W
Compaq D315 and hp d325 Personal Computers 5-9
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.4.2.2 Serial Interface Control
The BIOS function INT 14 provides basic control of the serial interface. The serial interface can
be directly controlled by software through the I/O-mapped registers listed in Table 5-9.
Table 5–9. Serial Interface Control Registers
Table 5-9.
Serial Interface Control Registers
COM1
Addr.
3F8h
COM2
Addr.
2F8h
3F9h
2F9h
3FAh
2FAh
3FBh
3FCh
3FDh
3FEh
2FBh
2FCh
2FDh
2FEh
Register
Receive Data Buffer
Transmit Data Buffer
Baud Rate Divisor Register 0 (when bit 7 of Line Control Reg. Is set)
Baud Rate Divisor Register 1 (when bit 7 of Line Control Reg. Is set)
Interrupt Enable Register
Interrupt ID Register
FIFO Control Register
Line Control Register
Modem Control Register
Line Status Register
Modem Status
5-10 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
R/W
R
W
W
W
R/W
R
W
R/W
R/W
R
R
Technical Reference Guide
5.5
PARALLEL INTERFACE
All models include a parallel interface for connection to a peripheral device that has a compatible
interface, the most common being a printer. The parallel interface function is integrated into the
LPC47B367 I/O controller component and provides bi-directional 8-bit parallel data transfers with
a peripheral device. The parallel interface supports three main modes of operation:
♦
♦
♦
Standard Parallel Port (SPP) mode
Enhanced Parallel Port (EPP) mode
Extended Capabilities Port (ECP) mode
These three modes (and their submodes) provide complete support as specified for an IEEE 1284
parallel port.
5.5.1 STANDARD PARALLEL PORT MODE
The Standard Parallel Port (SPP) mode uses software-based protocol and includes two sub-modes
of operation, compatible and extended, both of which can provide data transfers up to 150 KB/s.
In the compatible mode, CPU write data is simply presented on the eight data lines. A CPU read
of the parallel port yields the last data byte that was written.
The following steps define the standard procedure for communicating with a printing device:
1.
2.
3.
The system checks the Printer Status register. If the Busy, Paper Out, or Printer Fault signals
are indicated as being active, the system either waits for a status change or generates an error
message.
The system sends a byte of data to the Printer Data register, then pulses the printer STROBE
signal (through the Printer Control register) for at least 500 ns.
The system then monitors the Printer Status register for acknowledgment of the data byte
before sending the next byte.
In extended mode, a direction control bit (CTR 37Ah, bit <5>) controls the latching of output data
while allowing a CPU read to fetch data present on the data lines, thereby providing bi-directional
parallel transfers to occur.
The SPP mode uses three registers for operation: the Data register (DTR), the Status register
(STR) and the Control register (CTR). Address decoding in SPP mode includes address lines A0
and A1.
Compaq D315 and hp d325 Personal Computers5-11
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.5.2 ENHANCED PARALLEL PORT MODE
In Enhanced Parallel Port (EPP) mode, increased data transfers are possible (up to 2 MB/s) due to
a hardware protocol that provides automatic address and strobe generation. EPP revisions 1.7 and
1.9 are both supported. For the parallel interface to be initialized for EPP mode, a negotiation
phase is entered to detect whether or not the connected peripheral is compatible with EPP mode. If
compatible, then EPP mode can be used. In EPP mode, system timing is closely coupled to EPP
timing. A watchdog timer is used to prevent system lockup.
Five additional registers are available in EPP mode to handle 16- and 32-bit CPU accesses with
the parallel interface. Address decoding includes address lines A0, A1, and A2.
5.5.3 EXTENDED CAPABILITIES PORT MODE
The Extended Capabilities Port (ECP) mode, like EPP, also uses a hardware protocol-based
design that supports transfers up to 2 MB/s. Automatic generation of addresses and strobes as well
as Run Length Encoding (RLE) decompression is supported by ECP mode. The ECP mode
includes a bi-directional FIFO buffer that can be accessed by the CPU using DMA or programmed
I/O. For the parallel interface to be initialized for ECP mode, a negotiation phase is entered to
detect whether or not the connected peripheral is compatible with ECP mode. If compatible, then
ECP mode can be used.
Ten control registers are available in ECP mode to handle transfer operations. In accessing the
control registers, the base address is determined by address lines A2-A9, with lines A0, A1, and
A10 defining the offset address of the control register. Registers used for FIFO operations are
accessed at their base address + 400h (i.e., if configured for LPT1, then 378h + 400h = 778h).
The ECP mode includes several sub-modes as determined by the Extended Control register. Two
submodes of ECP allow the parallel port to be controlled by software. In these modes, the FIFO
is cleared and not used, and DMA and RLE are inhibited.
5-12 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
5.5.4 PARALLEL INTERFACE PROGRAMMING
Programming the parallel interface consists of configuration, which typically occurs during POST,
and control, which occurs during runtime.
5.5.4.1 Parallel Interface Configuration
The parallel interface must be configured for a specific address range (LPT1, LPT2, etc.) and also
must be enabled before it can be used. When configured for EPP or ECP mode, additional
considerations must be taken into account. Address selection, enabling, and EPP/ECP mode
parameters of the parallel interface are affected through the PnP configuration registers of the
LPC47B367 I/O controller. Address selection and enabling are automatically done by the BIOS
during POST but can also be accomplished with the Setup utility and other software.
The parallel interface configuration registers are listed in the following table:
Table 5–10. Parallel Interface Configuration Registers
Table 5-10.
Parallel Interface Configuration Registers
Index
Address
30h
60h
61h
70h
74h
F0h
F1h
Function
Activate
Base Address MSB
Base Address LSB
Interrupt Select
DMA Channel Select
Mode Register
Mode Register 2
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
Value
00h
00h
00h
00h
04h
00h
00h
Compaq D315 and hp d325 Personal Computers5-13
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.5.4.2 Parallel Interface Control
The BIOS function INT 17 provides simplified control of the parallel interface. Basic functions
such as initialization, character printing, and printer status are provide by subfunctions of INT 17.
The parallel interface is controllable by software through a set of I/O mapped registers. The
number and type of registers available depends on the mode used (SPP, EPP, or ECP). Table 5-11
lists the parallel registers and associated functions based on mode.
Table 5–11. Parallel Interface Control Registers
Table 5-11.
Parallel Interface Control Registers
I/O
Address
Base
Base + 1h
Base + 2h
Base + 3h
Base + 4h
Base + 5h
Base + 6h
Base + 7h
Base + 400h
Base + 400h
Base + 400h
Base + 400h
Base + 401h
Base + 402h
Register
Data
Printer Status
Control
Address
Data Port 0
Data Port 1
Data Port 2
Data Port 3
Parallel Data FIFO
ECP Data FIFO
Test FIFO
Configuration Register A
Configuration Register B
Extended Control Register
Base Address:
LPT1 = 378h
LPT2 = 278h
LPT3 = 3BCh
5-14 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
SPP
Mode
Ports
LPT1,2,3
LPT1,2,3
LPT1,2,3
------------
EPP
Mode
Ports
LPT1,2
LPT1,2
LPT1,2
LPT1,2
LPT1,2
LPT1,2
LPT1,2
LPT1,2
-------
ECP
Mode
Ports
LPT1,2,3
LPT1,2,3
LPT1,2,3
-----LPT1,2,3
LPT1,2,3
LPT1,2,3
LPT1,2,3
LPT1,2,3
LPT1,2,3
Technical Reference Guide
5.5.5 PARALLEL INTERFACE CONNECTOR
Figure 5-4 and Table 5-12 show the connector and pinout of the parallel interface connector. Note
that some signals are redefined depending on the port’s operational mode.
13
12 11
25
10
24 23
9
22
8
21 20
7
6
19
5
18
4
17
3
2
16 15
1
14
Figure 5-4. Parallel Interface Connector (Female DB-25 as viewed from rear of chassis)
Table 5–12. DB-25 Parallel Connector Pinout
Table 5-12.
DB-25 Parallel Connector Pinout
Pin
Signal
Function
Pin
Signal
1
STBStrobe / Write [1]
14
LF2
D0
Data 0
15
ERR3
D1
Data 1
16
INIT4
D2
Data 2
17
SLCTIN5
D3
Data 3
18
GND
6
D4
Data 4
19
GND
7
D5
Data 5
20
GND
8
D6
Data 6
21
GND
9
D7
Data 7
22
GND
10
ACKAcknowledge / Interrupt [1]
23
GND
11
BSY
Busy / Wait [1]
24
GND
12
PE
Paper End / User defined [1]
25
GND
13
SLCT
Select / User defined [1]
--NOTES:
[1] Standard and ECP mode function / EPP mode function
[2] EPP mode function: Data Strobe
ECP modes: Auto Feed or Host Acknowledge
[3] EPP mode: user defined
ECP modes:Fault or Peripheral Req.
[4] EPP mode: Reset
ECP modes: Initialize or Reverse Req.
Function
Line Feed [2]
Error [3]
Initialize Paper [4]
Select In / Address. Strobe [1]
Ground
Ground
Ground
Ground
Ground
Ground
Ground
Ground
--
Compaq D315 and hp d325 Personal Computers5-15
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.6
KEYBOARD/POINTING DEVICE INTERFACE
The keyboard/pointing device interface function is provided by the LPC47B367 I/O controller
component, which integrates 8042-compatible keyboard controller logic (hereafter referred to as
simply the “8042”) to communicate with the keyboard and pointing device using bi-directional
serial data transfers. The 8042 handles scan code translation and password lock protection for the
keyboard as well as communications with the pointing device. This section describes the interface
itself. The keyboard is discussed in the Appendix C.
5.6.1
KEYBOARD INTERFACE OPERATION
The data/clock link between the 8042 and the keyboard is uni-directional for Keyboard Mode 1
and bi-directional for Keyboard Modes 2 and 3. (These modes are discussed in detail in Appendix
C). This section describes Mode 2 (the default) mode of operation.
Communication between the keyboard and the 8042 consists of commands (originated by either
the keyboard or the 8042) and scan codes from the keyboard. A command can request an action or
indicate status. The keyboard interface uses IRQ1 to get the attention of the CPU.
The 8042 can send a command to the keyboard at any time. When the 8042 wants to send a
command, the 8042 clamps the clock signal from the keyboard for a minimum of 60 us. If the
keyboard is transmitting data at that time, the transmission is allowed to finish. When the 8042 is
ready to transmit to the keyboard, the 8042 pulls the data line low, causing the keyboard to
respond by pulling the clock line low as well, allowing the start bit to be clocked out of the 8042.
The data is then transferred serially, LSb first, to the keyboard (Figure 5-5). An odd parity bit is
sent following the eighth data bit. After the parity bit is received, the keyboard pulls the data line
low and clocks this condition to the 8042. When the keyboard receives the stop bit, the clock line
is pulled low to inhibit the keyboard and allow it to process the data.
Start
Bit
0
D0
(LSb)
1
D1
D2
D3
D4
D5
D6
0
1
1
0
1
1
Parity
D7
(MSb)
1
1
Stop
Bit
0
Data
Clock
Th
Tcy
Tcl Tch
Parameter
Minimum
Tcy (Cycle Time)
0 µs
Tcl (Clock Low)
25 µs
Tch (Clock High)
25 µs
Th (Data Hold)
0 µs
Tss (Stop Bit Setup) 8 µs
Tsh (Stop Bit Hold) 15 µs
Tss
Maximum
80 µs
35 µs
45 µs
25 µs
20 µs
25 µs
Figure 5-5. 8042-To-Keyboard Transmission of Code EDh, Timing Diagram
5-16 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Tsh
Technical Reference Guide
Control of the data and clock signals is shared by the 8042 and the keyboard depending on the
originator of the transferred data. Note that the clock signal is always generated by the keyboard.
After the keyboard receives a command from the 8042, the keyboard returns an ACK code. If a
parity error or timeout occurs, a Resend command is sent to the 8042.
Table 5-13 lists and describes commands that can be issued by the 8042 to the keyboard.
Table 5–13. 8042-To-Keyboard Commands
Table 5-13.
8042-To-Keyboard Commands
Command
Set/Reset Status Indicators
Echo
Invalid Command
Select Alternate Scan Codes
Value
EDh
EEh
EFh/F1h
F0h
Read ID
F2h
Set Typematic Rate/Display
F3h
Enable
F4h
Default Disable
F5h
Set Default
F6h
Set Keys - Typematic
Set Keys - Make/Brake
Set Keys - Make
Set Keys - Typematic/Make/Brake
Set Type Key - Typematic
Set Type Key - Make/Brake
Set Type Key - Make
Resend
Reset
Note:
[1] Used in Mode 3 only.
F7h
F8h
F9h
FAh
FBh
FCh
FDh
FEh
FFh
Description
Enables LED indicators. Value EDh is followed by an
option byte that specifies the indicator as follows:
Bits <7..3> not used
Bit <2>, Caps Lock (0 = off, 1 = on)
Bit <1>, NUM Lock (0 = off, 1 = on)
Bit <0>, Scroll Lock (0 = off, 1 = on)
Keyboard returns EEh when previously enabled.
These commands are not acknowledged.
Instructs the keyboard to select another set of scan codes
and sends an option byte after ACK is received:
01h = Mode 1
02h = Mode 2
03h = Mode 3
Instructs the keyboard to stop scanning and return two
keyboard ID bytes.
Instructs the keyboard to change typematic rate and delay
to specified values:
Bit <7>, Reserved - 0
Bits <6,5>, Delay Time
00 = 250 ms
01 = 500 ms
10 = 750 ms
11 = 1000 ms
Bits <4..0>, Transmission Rate:
00000 = 30.0 ms
00001 = 26.6 ms
00010 = 24.0 ms
00011 = 21.8 ms
:
11111 = 2.0 ms
Instructs keyboard to clear output buffer and last typematic
key and begin key scanning.
Resets keyboard to power-on default state and halts
scanning pending next 8042 command.
Resets keyboard to power-on default state and enable
scanning.
Clears keyboard buffer and sets default scan code set. [1]
Clears keyboard buffer and sets default scan code set. [1]
Clears keyboard buffer and sets default scan code set. [1]
Clears keyboard buffer and sets default scan code set. [1]
Clears keyboard buffer and prepares to receive key ID. [1]
Clears keyboard buffer and prepares to receive key ID. [1]
Clears keyboard buffer and prepares to receive key ID. [1]
8042 detected error in keyboard transmission.
Resets program, runs keyboard BAT, defaults to Mode 2.
Compaq D315 and hp d325 Personal Computers5-17
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.6.2 POINTING DEVICE INTERFACE OPERATION
The pointing device (typically a mouse) connects to a 6-pin DIN-type connector that is identical to
the keyboard connector both physically and electrically. The operation of the interface (clock and
data signal control) is the same as for the keyboard. The pointing device interface uses the IRQ12
interrupt.
5.6.3 KEYBOARD/POINTING DEVICE INTERFACE PROGRAMMING
Programming the keyboard interface consists of configuration, which occurs during POST, and
control, which occurs during runtime.
5.6.3.1 8042 Configuration
The keyboard/pointing device interface must be enabled and configured for a particular speed
before it can be used. Enabling and speed parameters of the 8042 logic are affected through the
PnP configuration registers of the LPC47B367 I/O controller. Enabling and speed control are
automatically set by the BIOS during POST but can also be accomplished with the Setup utility
and other software.
The keyboard interface configuration registers are listed in the following table:
Table 5–14. Keyboard Interface Configuration Registers
Table 5-14.
Keyboard Interface Configuration Registers
Index
Address
30h
70h
72h
F0h
Function
Activate
Primary Interrupt Select
Secondary Interrupt Select
Reset and A20 Select
5-18 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
R/W
R/W
R/W
R/W
R/W
Technical Reference Guide
5.6.3.2 8042 Control
The BIOS function INT 16 is typically used for controlling interaction with the keyboard. Subfunctions of INT 16 conduct the basic routines of handling keyboard data (i.e., translating the
keyboard’s scan codes into ASCII codes). The keyboard/pointing device interface is accessed by
the CPU through I/O mapped ports 60h and 64h, which provide the following functions:
♦
♦
♦
♦
Output buffer reads
Input buffer writes
Status reads
Command writes
Ports 60h and 64h can be accessed using the IN instruction for a read and the OUT instruction for
a write. Prior to reading data from port 60h, the “Output Buffer Full” status bit (64h, bit <0>)
should be checked to ensure data is available. Likewise, before writing a command or data, the
“Input Buffer Empty” status bit (64h, bit <1>) should also be checked to ensure space is available.
I/O Port 60h
I/O port 60h is used for accessing the input and output buffers. This register is used to send and
receive data from the keyboard and the pointing device. This register is also used to send the
second byte of multi-byte commands to the 8042 and to receive responses from the 8042 for
commands that require a response.
A read of 60h by the CPU yields the byte held in the output buffer. The output buffer holds data
that has been received from the keyboard and is to be transferred to the system.
A CPU write to 60h places a data byte in the input byte buffer and sets the CMD/ DATA bit of the
Status register to DATA. The input buffer is used for transferring data from the system to the
keyboard. All data written to this port by the CPU will be transferred to the keyboard except bytes
that follow a multibyte command that was written to 64h
I/O Port 64h
I/O port 64h is used for reading the status register and for writing commands. A read of 64h by
the CPU will yield the status byte defined as follows:
Bit
7..4
3
2
1
0
Function
General Purpose Flags.
CMD/DATA Flag (reflects the state of A2 during a CPU write).
0 = Data
1 = Command
General Purpose Flag.
Input Buffer Full. Set (to 1) upon a CPU write. Cleared by
IN A, DBB instruction.
Output Buffer Full (if set). Cleared by a CPU read of the
buffer.
A CPU write to I/O port 64h places a command value into the input buffer and sets the
CMD/DATA bit of the status register (bit <3>) to CMD.
Compaq D315 and hp d325 Personal Computers5-19
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
Table 5-15 lists the commands that can be sent to the 8042 by the CPU. The 8042 uses IRQ1 for
gaining the attention of the CPU.
Table 5–15. CPU Commands To The 8042
Table 5-15.
CPU Commands To The 8042
Value
20h
60h
A4h
A5h
A6h
A7h
A8h
A9h
AAh
ABh
ADh
AEh
C0h
C2h
C3h
D0h
D1h
D2h
D3h
D4h
E0h
F0hFFh
Command Description
Put current command byte in port 60h.
Load new command byte.
Test password installed. Tests whether or not a password is installed in the 8042:
If FAh is returned, password is installed.
If F1h is returned, no password is installed.
Load password. This multi-byte operation places a password in the 8042 using the following manner:
1. Write A5h to port 64h.
2. Write each character of the password in 9-bit scan code (translated) format to port 60h.
3. Write 00h to port 60h.
Enable security. This command places the 8042 in password lock mode following the A5h command.
The correct password must then be entered before further communication with the 8042 is allowed.
Disable pointing device. This command sets bit <5> of the 8042 command byte, pulling the clock line
of the pointing device interface low.
Enable pointing device. This command clears bit <5> of the 8042 command byte, activating the clock
line of the pointing device interface.
Test the clock and data lines of the pointing device interface and place test results in the output
buffer.
00h = No error detected
01h = Clock line stuck low
02h = Clock line stuck high
03h = Data line stuck low
04h = Data line stuck high
Initialization. This command causes the 8042 to inhibit the keyboard and pointing device and places
55h into the output buffer.
Test the clock and data lines of the keyboard interface and place test results in the output buffer.
00h = No error detected
01h = Clock line stuck low
02h = Clock line stuck high
03h = Data line stuck low
04h = Data line stuck high
Disable keyboard command (sets bit <4> of the 8042 command byte).
Enable keyboard command (clears bit <4> of the 8042 command byte).
Read input port of the 8042. This command directs the 8042 to transfer the contents of the input port
to the output buffer so that they can be read at port 60h.
Poll Input Port High. This command directs the 8042 to place bits <7..4> of the input port into the
upper half of the status byte on a continous basis until another command is received.
Poll Input Port Low. This command directs the 8042 to place bits <3..0> of the input port into the
lower half of the status byte on a continous basis until another command is received.
Read output port. This command directs the 8042 to transfer the contents of the output port to the
output buffer so that they can be read at port 60h.
Write output port. This command directs the 8042 to place the next byte written to port 60h into the
output port (only bit <1> can be changed).
Echo keyboard data. Directs the 8042 to send back to the CPU the next byte written to port 60h as if
it originated from the keyboard. No 11-to-9 bit translation takes place but an interrupt (IRQ1) is
generated if enabled.
Echo pointing device data. Directs the 8042 to send back to the CPU the next byte written to port
60h as if it originated from the pointing device. An interrupt (IRQ12) is generated if enabled.
Write to pointing device. Directs the 8042 to send the next byte written to 60h to the pointing device.
Read test inputs. Directs the 8042 to transfer the test bits 1 and 0 into bits <1,0> of the output buffer.
Pulse output port. Controls the pulsing of bits <3..0> of the output port (0 = pulse, 1 = don’t pulse).
Note that pulsing bit <0> will reset the system.
5-20 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
5.6.4 KEYBOARD/POINTING DEVICE INTERFACE CONNECTOR
These systems provide separate PS/2 connectors for the keyboard and pointing device. Both
connectors are identical both physically and electrically. Figure 5-6 and Table 5-16 show the
connector and pinout of the keyboard/pointing device interface connectors.
Figure 5-6. Keyboard or Pointing Device Interface Connector
(as viewed from rear of chassis)
Table 5–16. Keyboard/Pointing Device Connector Pinout
Table 5-16.
Keyboard/Pointing Device Connector Pinout
Pin
1
2
3
Signal
DATA
NC
GND
Description
Data
Not Connected
Ground
Pin
4
5
6
Signal
+ 5 VDC
CLK
NC
Description
Power
Clock
Not Connected
Compaq D315 and hp d325 Personal Computers5-21
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.7
UNIVERSAL SERIAL BUS INTERFACE
The Universal Serial Bus (USB) interface provides asynchronous/isochronous data transfers with
compatible peripherals such as keyboards, printers, or modems. This high-speed interface
supports hot-plugging of compatible devices, making possible system configuration changes
without powering down or even rebooting systems.
All models provide six USB ports; four rear-mounted ports and two ports accessible in the front.
The system dynamically makes the port-to-controller configuration based on the bandwidth
demands of the connected USB peripheral devices.
MCP
Tx/Rx Data
USB
Cntlr. #1
Tx/Rx Data
Tx/Rx Data
Tx/Rx Data
Sys. Board
Header
Tx/Rx Data
USB
Cntlr. #2
Tx/Rx Data
MCP
Rear Panel
USB 1.1
Cntlr. #1
USB Port 2
USB Port 1
Tx/Rx Data
USB Port 2
Tx/Rx Data
USB Port 3
USB 1.1
Cntlr. #2
USB Port 4
USB Port 3
Tx/Rx Data
USB Port 4
Sys. Board
Header
Tx/Rx Data
Front Panel
USB Port 5
USB 2.0
Cntlr.
USB Port 6
Tx/Rx Data
D315
Function
USB Controller Type:
Controller #1
Controller #2
Controller #3
Port-to-Controller Type
Configuration Options
Rear Panel
Tx/Rx Data
USB Port 1
USB Port 6
d325
Difference Matrix
D315
USB 1.1
USB 1.1
na
3 per controller,
2 to one, or 4 to another
Figure 5-7. USB I/F Block Diagram and Difference Matrix
5-22 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
D325
USB 1.1
USB 1.1
USB 2.0
6 to 1.1,
4 to 1.1 & 2 to 2.0,
3 to 1.1 & 3 to 2.0,
2 to 1.1 & 4 to 2.0,
6 to 2.0
Front Panel
USB Port 5
Technical Reference Guide
5.7.1 USB DATA FORMATS
The USB I/F uses non-return-to-zero inverted (NRZI) encoding for data transmissions, in which a
1 is represented by no change (between bit times) in signal level and a 0 is represented by a
change in signal level. Bit stuffing is employed prior to NRZ1 encoding so that in the event a
string of 1’s is transmitted (normally resulting in a steady signal level) a 0 is inserted after every
six consecutive 1’s to ensure adequate signal transitions in the data stream. The USB
transmissions consist of packets using one of four types of formats (Figure 5-8) that include two
or more of seven field types.
♦
Sync Field – 8-bit field that starts every packet and is used by the receiver to align the
incoming signal with the local clock.
♦
Packet Identifier (PID) Field – 8-bit field sent with every packet to identify the attributes (in.
out, start-of-frame (SOF), setup, data, acknowledge, stall, preamble) and the degree of error
correction to be applied.
♦
Address Field – 7-bit field that provides source information required in token packets.
♦
Endpoint Field – 4-bit field that provides destination information required in token packets.
♦
Frame Field – 11-bit field sent in Start-of-Frame (SOF) packets that are incremented by the
host and sent only at the start of each frame.
♦
Data Field – 0-1023-byte field of data.
♦
Cyclic Redundancy Check (CRC) Field – 5- or 16-bit field used to check transmission
integrity.
Token Packet
Sync Field
(8 bits)
PID Field
(8 bits)
SOF Packet
Sync Field
(8 bits)
PID Field
(8 bits)
Data Packet
Sync Field
(8 bits)
PID Field
(8 bits)
Handshake Packet
Sync Field
(8 bits)
PID Field
(8 bits)
Addr. Field
(7 bits)
ENDP. Field
(4 bits)
Frame Field
(11 bits)
Data Field
(0-1023 bytes)
CRC Field
(5 bits)
CRC Field
(5 bits)
CRC Field
(16 bits)
Figure 5-8. USB Packet Formats
Data is transferred LSb first. A cyclic redundancy check (CRC) is applied to all packets (except a
handshake packet). A packet causing a CRC error is generally completely ignored by the receiver.
Compaq D315 and hp d325 Personal Computers5-23
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.7.2 USB PROGRAMMING
Programming the USB interface consists of configuration, which typically occurs during POST,
and control, which occurs at runtime.
5.7.2.1 USB Configuration
Each USB controller functions as a PCI device within the MCP component and is configured
using PCI Configuration Registers as listed in Table 5-17.
Table 5–17. USB Interface Configuration Registers
Table 5-17.
USB Interface Configuration Registers
PCI
Config.
Addr.
00, 01h
02, 03h
04, 05h
06, 07h
08h
09h
0Ch
0Dh
0Eh
NOTE:
Reset
Value
10DEh
[1]
0200h
00B0h
A1h
0C0310h
00h
00
00h
Register
Vender ID
Device ID
PCI Command
PCI Status
Revision ID
Class Code
Cache Line Size
Latency Timer
Header Type
PCI
Config.
Addr.
0Fh
10h
3Ch
3Dh
3Eh
3Fh
46h
4Ch
50h
Register
BIST
OHCI Memory Base Addr.
Interrupt Line
Interrupt Pin
Minimum Grant
Maximum Latency
Power Mgmt. Capabilities
Specific Configuration
USB Port Mapping
[1] For D315 = 01C2h; for D325 = 0067h (Cntlr #1), 0067h (Cntlr #2), or 0068h (Cntlr #3)
[2] USB #1 = 02h
USB #2 = 03h
[3] The BIOS will configure this register for 2/4 operation.
5.7.2.2 USB Control
The USB is controlled through I/O registers as listed in table 5-18.
Table 5–18. USB Control Registers
Table 5-18.
USB Control Registers
I/O Addr.
00, 01h
02, 03h
04, 05h
06, 07
08, 0B
0Ch
10, 11h
12, 13h
18h
Register
Command
Status
Interrupt Enable
Frame Number
Frame List Base Address
Start of Frame Modify
Port 1 Status/Control
Port 2 Status/Control
Test Data
5-24 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Default Value
0000h
0000h
0000h
0000h
0000h
40h
0080h
0080h
00h
Reset
Value
00h
0s
00h
01h
03h
01h
FE02h
[2]
[3]
Technical Reference Guide
5.7.3 USB CONNECTOR
These systems provide type-A USB ports as shown in Figure 5-9 below.
1
3
2
4
Figure 5-9. Universal Serial Bus Connector
Table 5–19. USB Connector Pinout
Table 5-19.
USB Connector Pinout
Pin
1
2
Signal
Vcc
USB-
Description
+5 VDC
Data (minus)
Pin
3
4
Signal
USB+
GND
Description
Data (plus)
Ground
5.7.4 USB CABLE DATA
The recommended cable length between the host and the USB device should be no longer than
sixteen feet for full-channel (12 MB/s) operation, depending on cable specification (see following
table).
Table 5–20. USB Cable Length Data
Table 5-20.
USB Cable Length Data
Conductor Size
Resistance
Maximum Length
20 AWG
16.4 ft (5.00 m)
0.036 Ω
22 AWG
9.94 ft (3.03 m)
0.057 Ω
24 AWG
6.82 ft (2.08 m)
0.091 Ω
26 AWG
4.30 ft (1.31 m)
0.145 Ω
28 AWG
2.66 ft (0.81 m)
0.232 Ω
NOTE:
For sub-channel (1.5 MB/s) operation and/or when using sub-standard cable
shorter lengths may be allowable and/or necessary.
The shield, chassis ground, and power ground should be tied together at the host end but left
unconnected at the device end to avoid ground loops.
Color code:
Signal
Data +
Data Vcc
Ground
Insulation color
Green
White
Red
Black
Compaq D315 and hp d325 Personal Computers5-25
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.8
AUDIO SUBSYSTEM
This system includes an embedded Sound Blaster-compatible audio subsystem with front panelaccessible headphone and microphone jacks.
5.8.1 FUNCTIONAL ANALYSIS
A block diagram of the audio subsystem is shown in Figure 5-10. These systems use the AC’97
Audio Controller of the MCP component to access and control an Analog Devices AD1885 or
AD1981B Audio Codec, which provides the analog-to-digital (ADC) and digital-to-analog (DAC)
conversions as well as the mixing functions. All control functions such as volume, audio source
selection, and sampling rate are controlled through software over the PCI bus through the AC97
Audio Controller of the MCP component. Control data and digital audio streams (record and
playback) are transferred between the Audio Controller and the Audio Codec over the AC97 Link
Bus.
This system incorporates Business Audio, which has the codec stereo analog output applied
through headphone jacks and switch logic to a mono 3-watt amplifier that drives a 16-ohm
speaker. The switch logic allows the system to provide headphone functionality with or without
the front panel assembly installed.
The analog interfaces allowing connection to external audio devices include:
Mic In - This input uses a three-conductor (stereo) mini-jack that is specifically designed for
connection of a condenser microphone with an impedance of 10-K ohms. This is the default
recording input after a system reset. Either the front or rear panel microphone jack is available for
use (but not simultaneously).
Line In - This input uses a three-conductor (stereo) mini-jack that is specifically designed for
connection of a high-impedance (10k-ohm) audio source such as a tape deck.
Headphones Out - This input uses a three-conductor (stereo) mini-jack that is designed for
connecting a set of 16-ohm (nom.) stereo headphones or powered speakers. Plugging into the
Headphones jack mutes the signal to the internal speaker.
Line Out - This output uses a three-conductor (stereo) mini-jack for connecting left and right
channel line-level signals (20-K ohm impedance). A typical connection would be to a tape
recorder’s Line In (Record In) jacks, an amplifier’s Line In jacks, or to powered speakers that
contain amplifiers. Plugging into the Line Out mutes the internal speaker.
5-26 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
PC Beep Audio
MCP or MCP-2
PCI
Bus
Line In
AC’97
Audio
Cntlr.
AC97
Link Bus
(L)
(R)
Mic In
L+R (Mono)
Audio
+
TDA
7056
-
Header
Front Panel Assembly
HP Out
Audio (L/R)
CD Audio (L)
CD ROM
Internal
Speaker
(L)
(R)
Audio
Codec
Headphones/
Line Out
CD Audio (R)
Switch
Logic
Audio
Bias
Panel En
Audio
Bias
Mic In
(L)
Line Out
(R)
L+R Audio
Figure 5-10. Audio Subsystem Functional Block Diagram
Compaq D315 and hp d325 Personal Computers5-27
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.8.2 AC97 AUDIO CONTROLLER
The AC97 Audio Controller is a PCI device (device 6/function 0) that is integrated into the MCP
component and supports the following functions:
♦
♦
♦
♦
♦
♦
Read/write access to audio codec registers
16-bit stereo PCM output @ up to 48 KHz sampling
16-bit stereo PCM input @ up to 48 KHz sampling
Acoustic echo correction for microphone
AC’97 Link Bus
ACPI power management
5.8.3 AC97 LINK BUS
The audio controller and the audio codec communicate over a five-signal AC97 Link Bus (Figure
5-11). The AC97 Link Bus includes two serial data lines (SD OUT/SD IN) that transfer control
and PCM audio data serially to and from the audio codec using a time-division multiplexed
(TDM) protocol. The data lines are qualified by a 12.288 MHz BIT_CLK signal driven by the
audio codec. Data is transferred in frames synchronized by the 48-KHz SYNC signal, which is
derived from the clock signal and driven by the audio controller. The SYNC signal is high during
the frame’s tag phase then falls during T17 and remains low during the data phase. A frame
consists of one 16-bit tag slot followed by twelve 20-bit data slots. When asserted (typically
during a power cycle), the RESET- signal (not shown) will reset all audio registers to their default
values.
T1
T2
T18
T19
T38
T39
T58
BIT_CLK
(12.288 MHz)
SYNC
(48 KHz)
Codec Bit 15 Bit 14
Ready
SD OUT
or SD IN
Bit 0
Bit 19 Bit 18
Slot 0 (Tag)
Slot
0
1
2
3
4
5
6-11
12
Bit 0
Slot 1 (Data)
Bit 19 Bit 18
Bit 0
Slot 2 (Data)
Description
Bit 15: Frame valid bit
Bits 14-3: Slots 1-12 valid bits
Bits 2-0: Codec ID
Command address: Bit 19, R/W; Bits 18..12, reg. Index; Bits 11..0, reserved.
Command data
Bits 19-4: PCM audio data, left channel (SD OUT, playback; SD IN, record)
Bits 3-0 all zeros
Bits 19-4: PCM audio data, right channel (SD OUT, playback; SD IN, record)
Bits 3-0 all zeros
Modem codec data (not used in this system)
Reserved
I/O control
Figure 5-11. AC’97 Link Bus Protocol
5-28 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Bit 19
Technical Reference Guide
5.8.4 AUDIO CODEC
The audio codec provides pulse code modulation (PCM) coding and decoding of audio
information as well as the selection and/or mixing of analog channels. As shown in Figure 5-12,
analog audio from a microphone, tape, or CD can be selected and, if to be recorded (saved) onto a
disk drive, routed through an analog-to-digital converter (ADC). The resulting left and right PCM
record data are muxed into a time-division-multiplexed (TDM) data stream (SD IN signal) that is
routed to the audio controller. Playback (PB) audio takes the reverse path from the audio
controller to the audio codec as SD OUT data and is decoded and processed by the digital-toanalog converter (DAC). The codec supports simultaneous record and playback of stereo (left
and right) audio. The Sample Rate Generator may be set for sampling frequencies up to 48 KHz.
Analog audio may then be routed through 3D stereo enhancement processor or bypassed to the
output selector (SEL). The integrated analog mixer provides the computer control-console
functionality handling multiple audio inputs.
The D315 and D325 models use the Analog Devices AD1885 and the AD1981B respectively.
These devices differ in that the AD1885 includes a 3D analog processor while the AD1981B
includes an equalizer as well as SPDIF support.
Audio
Format
Mic In
S
e
l
e
c
t
o
r
Line In (L)
Line In (R)
CD In (L)
CD In (R)
Left
Audio
Right
Audio
Rec
Gain
Rec
Gain
ADC
ADC
Rec
Data (L)
Rec
Data (R)
Sample
Rate
Gen.
Σ/Mixer
AC97
Link
I/F
SPDIF
(L)
3D Proc.
(L)
Analog
Output
Circuits
(R)
S
E
L
(L)
3D Proc.
(R)
(R)
SW
PB
Gain
PB
Gain
DAC
Audio
Controller
PB
Data (L)
EQ
DAC
SD IN
SD Out
PB
Data (R)
EQ
AD1885 only
AD1981B only
Figure 5-12. Audio Codec Functional Block Diagram and Difference Matrix
5.8.5 AUDIO PROGRAMMING
Compaq D315 and hp d325 Personal Computers5-29
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
Audio subsystem programming consists configuration, typically accomplished during POST, and
control, which occurs during runtime.
5.8.5.1 Audio Configuration
The audio subsystem is configured according to PCI protocol through the AC’97 audio controller
function of the MCP. Table 5-21 lists the key PCI configuration registers of the audio subsystem.
Table 5–21. AC’97 Audio Controller PCI Configuration Registers
Table 5-21.
AC’97 Audio Controller
PCI Configuration Registers (MCP Device 36Function 0)
PCI
Conf.
Addr.
00-01h
02-03h
04-05h
06-07h
08h
09h
0Ch
0Dh
0Eh
0Fh
Value on
Reset
Register
Vender ID
Device ID
PCI Command
PCI Status
Revision ID
Class Code
Cache Line Size
Latency Timer
Header Type
BIST
10DEh
01B1h
0200h
00B0h
A1h
040100h
00h
00h
80h
00h
PCI
Conf.
Addr.
10 – 13h
14 – 17h
18 – 1Bh
34h
3Ch
3Dh
3Eh
3Fh
44h
46h
Register
Audio Base Addr.
Audio Bus Mstr. Addr.
Audio Mem. Base Addr.
Capabilities Pointer
Interrupt Line
Interrupt Pin
Minimum Grant
Maximum Latency
Power Management Config.
Power Mgmnt. Capabilities
Value
on
Reset
1d
1d
0s
44h
00h
01h
02h
05h
01h
FE02h
5.8.5.2 Audio Control
The audio subsystem is controlled through a set of indexed registers that physically reside in the
audio codec . The register addresses are decoded by the audio controller and forwarded to the
audio codec over the AC97 Link Bus previously described. The audio codec’s control registers
(Table 5-22) are mapped into 64 kilobytes of variable I/O space.
Table 5–22. AC’97 Audio Codec Control Registers
Table 5-22.
AC’97 Audio Codec Control Registers
Offset
Addr. / Register
00h Reset
02h Master Vol.
04h Reserved
06h Mono Mstr. Vol.
08h Reserved
0Ah PC Beep Vol.
0Ch Phone In Vol.
0Eh Mic Vol.
10h Line In Vol.
12h CD Vol.
Value
On
Reset
0100h
8000h
-8000h
-8000h
8008h
8008h
8808h
8808h
Offset
Addr. / Register
14h Video Vol.
16h Aux Vol.
18h PCM Out Vol.
1Ah Record Sel.
1Ch Record Gain
1Eh Reserved
20h Gen. Purpose
22h 3D Control
24h Reserved
26h Pwr Mgnt.
5-30 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Value
On
Reset
8808h
8808h
8808h
0000h
8000h
-0000h
0000h
-000xh
Offset
Addr. / Register
28h Ext. Audio ID.
2Ah Ext. Audio Ctrl/Sts
2Ch PCM DAC SRate
32h PCM ADC SRate
34h Reserved
72h Reserved
74h Serial Config.
76h Misc. Control Bits
7Ch Vender ID1
7Eh Vender ID2
Value
On
Reset
0001h
0000h
BB80h
BB80h
--7x0xh
0404h
4144h
5340h
Technical Reference Guide
5.8.6 AUDIO SPECIFICATIONS
The specifications for the integrated AC’97 audio subsystem are listed in Table 5-23. The
specifications listed are applicable to both D315 and d325 systems.
Table 5–23. Audio Subsystem Specifications
Table 5-23.
AC97 Audio Subsystem Specifications
Parameter
Sampling Rate
Resolution
Nominal Input Voltage:
Mic In (w/+20 db gain)
Line In
Impedance:
Mic In
Line In
Line Out
Signal-to-Noise Ratio (input to Line Out)
Frequency Response (-3db to Line Output):
Line Input
Mic Input
A/D (PC record)
Line input
Mic input
D/A (PC playback)
Max. Power Output (with 10% THD):
Input Gain Attenuation Range
Master Volume Range
Frequency Response:
Codec
Speaker
Measurement
7040 KHz to 48 KHz
16 bit
.283 Vp-p
2.83 Vp-p
1 K ohms (nom)
10 K ohms (min)
800 ohms
90 db (nom)
20 Hz – 20 KHz
100 Hz – 12 KHz
20 Hz – 19.2 KHz
100 Hz – 8.8 Khz
20 Hz – 19.2 KHz
3 watts (into 16 ohms)
-46.5 db
-94.5 db
20-20 KHz
450 - 4000 Hz
Compaq D315 and hp d325 Personal Computers5-31
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.9
NETWORK INTERFACE CONTROLLER
The HP d325 system includes a 10/100 Mbps network interface controller (NIC) consisting of a
82562-equivalent controller integrated into the 82801 ICH component coupled with a physical
interface (PHY) component and an RJ-45 jack with integral status LEDs (Figure 5-13). The
support firmware is contained in the system (BIOS) ROM. The NIC can operate in half- or fullduplex modes, and provides auto-negotiation of both mode and speed. Half-duplex operation
features an Intel-proprietary collision reduction mechanism while full-duplex operation follows
the IEEE 802.3x flow control specification. Transmit and receive FIFOs of 3 kilobytes each
reduce the chance of overrun while waiting for bus access.
RJ-45
Active/
Connector
Link
(Green)
82801
Network
Interface
Function
TX/RX
LAN
PHY
I/F
TX/RX
Speed
(Yellow)
LED
Green
Yellow
Function
Activity/Link: Indicates network activity and link pulse
reception.
Speed: Indicates link detection in 100 MB/s mode
(always on if 100Base-Tx is forced).
Figure 5-13. Network Interface Controller Block Diagram
The Network Interface Controller includes the following features:
♦
♦
♦
♦
♦
♦
Fast Ethernet controller with 32-bit architecture and 3-KB TX/RX buffers.
Dual-mode support with auto-switching between 10BASE-T and 100BASE-TX.
Power down and Wake up support in both APM and ACPI environments (PME- and WOL).
Alert-on-LAN (AOL v1.0) support.
Link and Activity LED indicator drivers
AOL support for upgrade card
The controller features high and low priority queues and provides priority-packet processing for
networks that can support that feature. The controller’s micro-machine processes transmit and
receive frames independently and concurrently. Receive runt (under-sized) frames are not passed
on as faulty data but discarded by the controller, which also directly handles such errors as
collision detection or data under-run.
The NIC uses 3.3 VDC auxiliary power, which allows the controller to support Wake-On-LAN
(WOL) and Alert-On-LAN (AOL) functions while the main system is powered down.
5-32 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
NOTE: For the WOL and AOL features to function as described in the following
paragraphs, the system unit must be plugged into a live AC outlet. Controlling unit
power through a switchable power strip will, with the strip turned off, disable WOL and
AOL functionality.
5.9.1 WAKE ON LAN SUPPORT
The NIC supports the Wired-for-Management (WfM) standard of Wake-On-LAN (WOL) that
allows the system to be booted up from a powered-down or low-power condition upon the
detection of special packets received over a network. The NIC receives 3.3 VDC auxiliary power
while the system unit is powered down in order to process special packets. The detection of a
Magic Packet by the NIC results in the PME- signal on the PCI bus to be asserted, initiating
system wake-up from an ACPI S1 or S3 state.
5.9.2 ALERT ON LAN SUPPORT
Alert-On-LAN (AOL) support allows the NIC to communicate the occurrence of certain events
over a network even while the system unit is powered off. In a system-off (powered down)
condition the network function of the 82801 ICH component receives auxiliary +3.3 VDC power
(derived from the +5 VDC auxiliary power from the power supply assembly). Certain events
(listed in Table 5-24) will result in the network function of the ICH to transmit an appropriate preconstructed message over the network to a system management console.
Reportable AOL events are listed in the following table:
Table 5–24. AOL Events
Table 5-24.
AOL Events
Event
Description
BIOS Failure
OS Problem
Missing/Faulty Processor
Thermal Condition
Heartbeat
System fails to boot successfully.
System fails to load operating system after POST.
Processor fails to fetch first instruction.
Thermal ASIC reports high temperature.
Indication of system’s network presence (sent approximately every 30
seconds in normal operation).
The AOL implementation requirements are as follows:
1. Intel PRO/100 VM Network Connection drivers 3.80 or later (available from Compaq).
2. Intel Alert-On-LAN Utilities, version 2.5 (available from Compaq).
3. Management console running one of the following:
a. HP OpenView Network Node Manager 6.x
b. Intel LANDesk Client Manager
c. Sample Application Console from the Intel AOL Utilities (item #2 above)
Compaq D315 and hp d325 Personal Computers5-33
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.9.3 POWER MANAGEMENT SUPPORT
The NIC features Wired-for-Management (WfM) support providing system wake up from
network events (WOL) as well as generating system status messages (AOL) and supports both
APM and ACPI power management environments. The controller receives 3.3 VDC (auxiliary)
power as long as the system is plugged into a live AC receptacle, allowing support of wake-up
events occuring over a network while the system is powered down or in a low-power state.
5.9.3.1 APM Environment
The Advanced Power Management (APM) functionality of system wake up is implemented
through the system’s APM-compliant BIOS and the controller’s Magic Packet-compliant
hardware. This environment bypasses operating system (OS) intervention allowing a plugged in
unit to be turned on remotely over the network (i.e., “remote wake up”). In APM mode the
controller will respond upon receiving a Magic Packet, which is a packet where the node’s
address is repeated 16 times. Upon Magic packet detection, the controller initiates the boot
sequence.
5.9.3.2 ACPI Environment
The Advanced Configuration and Power Interface (ACPI) functionality of system wake up is
implemented through an ACPI-compliant OS and is the default power management mode. The
following wakeup events may be individually enabled/disabled through the supplied software
driver:
♦
Magic Packet – Packet with node address repeated 16 times in data portion
NOTE: The following functions are supported in NDIS5 drivers but implemented
through remote management software applications (such as LanDesk).
♦
♦
♦
♦
Individual address match – Packet with matching user-defined byte mask
Multicast address match – Packet with matching user-defined sample frame
ARP (address resolution protocol) packet
Flexible packet filtering – Packets that match defined CRC signature
The PROSet Application software (pre-installed and accessed through the System Tray or
Windows Control Panel) allows configuration of operational parameters such as WOL and duplex
mode.
5-34 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
5.9.4 NIC PROGRAMMING
Programming the NIC consists of configuration, which occurs during POST, and control, which
occurs at runtime.
5.9.4.1 Configuration
The network interface function is a PCI device and configured though PCI configuration space
registers using PCI protocol described in chapter 4. The PCI configuration registers are listed in
the following table:
Table 5–25. NIC Controller PCI Configuration Registers
Table 5-25.
NIC Controller PCI Configuration Registers (ICH Device 8/Function 0)
PCI
Conf.
Addr.
00-01h
02-03h
04-05h
06-07h
08h
09-0Bh
0Dh
0Eh
10-13h
14-17h
2C, 2Dh
NOTE:
Value on
Reset
Register
Vender ID
Device ID
PCI Command
PCI Status
Revision ID
Class Code
Latency Timer
Header Type
Cntrl. Reg. Base Addr. (Mem)
Cntrl. Reg. Base Addr. (I/O)
Subsystem Vender ID
8086h
[1]
0000h
0290h
Xxh
0002h
00h
00h
8
1
0000h
PCI
Conf.
Addr.
2E, 2Fh
34h
3Ch
3Dh
3Eh
3E, 3Fh
DCh
DDh
DE, DFh
E0, E1h
E3h
Register
Subsystem ID
Capabilities Pointer
Interrupt Line
Interrupt Pin
Min. Grant
Max. Latency
Capability ID
Next Item Pointer
Pwr. Mgmt. Functions
Pwr. Mgmt. Cntrl./Sts
Data
Value
on
Reset
0000h
DCh
00h
01h
08h
38h
01h
00h
FE21h
0000h
--
Assume unmarked gaps are reserved and/or not used.
[1] ICH2 = 2449h
ICH4 = 103Ah
5.9.4.2 Control
The 82562 controller is controlled though registers that may be mapped in system memory space
or variable I/O space. The registers are listed in the following table:
Table 5–26. NIC Control Registers
Table 5-26.
NIC Control Registers
Offset
Addr. / Register
00h SCB Status
02h SCB Command
04h SCB General Pointer
08h PORT
0Ch Flash Control Reg.
0Eh EEPROM Control Reg.
10h Mgmt. Data I/F Cntrl. Reg.
14h Rx Direct Mem. Access Byte Cnt.
18h Early Receive Interrupt
No. of
Bytes
2
2
4
4
2
2
4
4
1
Offset
Addr. / Register
19h Flow Control Register
1Bh PMDR
1Ch General Control
1Dh General Status
1E-2Fh Reserved
30h Function Event Register
34h Function Event Mask Register
38h Function Present State Register
20h Force Event Register
No. of
Bytes
2
1
1
1
10
4
4
4
4
Not implemented in these systems (CardBus registers).
Compaq D315 and hp d325 Personal Computers5-35
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 5 Input/Output Interfaces
5.9.5 NIC CONNECTOR
Figure 5-14 shows the RJ-45 connector used for the NIC interface. This connector includes the
two status LEDs as part of the connector assembly.
Activity LED
Speed LED
Pin
1
2
3
6
Description
Transmit+
TransmitReceive+
Receive-
8 7 6 5 4 3 2 1
Figure 5-14. Ethernet TPE Connector (RJ-45, viewed from card edge)
5.9.6 NIC SPECIFICATIONS
Table 5–27. 82559 NIC Operating Specifications
Table 5-27.
NIC Specifications
Parameter
Modes Supported
Standards Compliance
OS Driver Support
Boot ROM Support
F12 BIOS Support
Bus Inteface
Power Management Support
10BASE-T half duplex @ 10 MB/s
10Base-T full duplex @ 20 MB/s
100BASE-TX half duplex @ 100 MB/s
100Base-TX full duplex @ 200 MB/s
IEEE 802.2
IEEE 802.3 & 802.3u
IEEE Intel priority packet (801.1p)
MS-DOS
MS Windows 3.1
MS Windows 95 (pre-OSR2), 98, and 2000
Professional, XP Home, XP Pro
MS Windows NT 3.51 & 4.0
Novell Netware 3.x, 4.x, 5x
Novell Netware/IntraNetWare
SCO UnixWare 7
OpenServer
Intel PRO/100 Boot Agent (PXE 3.0, RPL)
Yes
PCI 2.2
APM, ACPI, PCI Power Management Spec.
5-36 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Technical Reference Guide
Chapter 6
INTEGRATED GRAPHICS SUBSYSTEM
6. Chapter 6 Intregrated Graphics Subsystem
6.1
INTRODUCTION
This chapter describes graphics subsystem that is integrated into the IGP component on the system
board. This graphics subsystem employs the use of system memory to provide efficient,
economical 2D and 3D performance.
Upgrading these systems is accomplished by installing a separate AGP graphics card in the AGP
slot. The system will detect an AGP graphics controller card during the boot sequence and disable
the integrated graphics controller of IGP.
This chapter covers the following subjects:
♦
♦
♦
♦
♦
Functional description (6.2)
Display Modes (6.3)
Programming (6.4)
Upgrading IGP-based graphics (6.5)
VGA Monitor connector (6.6)
page 6-2
page 6-5
page 6-6
page 6-6
page 6-7
Compaq D315 and hp d325 Personal Computers 6-1
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 6 Integrated Graphics Subsystem
6.2
FUNCTIONAL DESCRIPTION
The NVidia NForce 220 chipset includes a graphics processing unit (GPU) integrated into the
integrated graphics processor (IGP) component (Figure 6-1). The graphics controller can directly
drive an external, analog multi-scan monitor at resolutions up to and including 1920 x 1440
pixels. The GPU includes a memory management feature that allocates portions of system
memory for use as the frame buffer and for storing textures and 3D effects.
These systems may be upgraded by installing a separate AGP graphics card in the AGP slot,
which disables the onboard IGC.
IGP
FSB
I/F
Monitor
AGP Slot
RGB
AGP Bus
Graphics
Processing
Unit
SDRAM
Controller
Memory
Bus
DDR SDRAM
System
Memory
AGP I/F
Hyper Transport Link
Described in Chapter 3
Described in Chapter 4
Figure 6-1. IGP-Based Graphics, Block diagram
The GPU is based on the NVidia GeForce-class of graphics controller and includes the following
features:
♦
♦
♦
♦
♦
6-2
Transform and lighting engines.
Per-pixel shading rasterizer.
256-bit 2D 3D accelerator.
Dual-pixel pipeline with full-speed processing of two textures per pixel
Analog monitor resolution support up to 1920 x 1440
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
Figure 6-2 shows the block diagram of the graphics processing unit. The GPU includes 256-bit
2D and 3D engines that work with a multi-pipelined processor. The processor provides hardwareassisted MPEG-2 decoding for DVD and HDTV video playback in resolutions up to 1280 x 720.
IGP
Graphics Processing Unit
2D
Engine
3D
Engine
HSync
Monitor
Connector
VSync
RGB
RAM
DAC A
Pipelined
Processor
Memory
Controller
DDR SDRAM
System
Memory
Difference Matrix
Feature
NVidia controller type
Pipeline performance
Transform & lighting engine rate
D315
GeForce2 MX
350 Mpixels/sec
700 texels fill rate
20 Mtriangeles/sec
d325
GeForce4 MX
380 Mpixels/sec
760 texels fill rate
24 Mtriangles/sec
Figure 6-2. IGP Graphics Controller Block diagram and Difference Matrix
The GPU works with the SDRAM Memory Controller to use a portion of system memory for
instructions, textures, and frame (display) buffering. The SDRAM Memory Controller
dynamically allocates display and texture memory amounts according to the needs of the
application running on the system.
Compaq D315 and hp d325 Personal Computers 6-3
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 6 Integrated Graphics Subsystem
6.3
DISPLAY MODES
The GPU supports the following 2D display modes based on the 64-bit support of system
memory:
Table 6-1. 845G-Based Graphics Display Modes
Table 6-1.
GPU Graphics Display Modes
Resolution
640 x 480
640 x 480
640 x 480
800 x 600
800 x 600
800 x 600
1024 x 768
1024 x 768
1024 x 768
1280 x 1024
1280 x 1024
1280 x 1024
1600 x 1200
1600 x 1200
1600 x 1200
1900 x 1440
1900 x 1440
1920 x 1080
1920 x 1080
1920 x 1200
1920 x 1200
1920 x 1200
1920 x 1440
1920 x 1440
1920 x 1440
NOTE:
2D resolutions shown.
Bits per pixel
8
16
24
8
16
24
8
16
24
8
16
24
8
16
32
8
16
8
16
8
16
32
8
16
32
Color Depth
256
65K
16.7M
256
65K
16.7M
256
65K
16.7M
256
65K
16.7M
256
65K
16.7M
256
65K
256
65K
256
65K
16.7M
256
65K
16.7M
Max. Vertical Refresh Rate
85
85
85
85
85
85
85
85
85
85
85
85
85
85
85
85
85
85
85
85
85
85
75
75
75
The GPU features a 350-MHz RAMDAC that can directly drive an analog multiscan monitor up
to a 2D resolution of 1920 x 1440 with 32-bit color at 75 Hz.
6-4
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
6.4
PROGRAMMING
The IGP’s integrated graphics processing unit is configured using PCI configuration registers
listed in Table 6-2.
Table 6-2. 815E-Based Graphics Controller PCI Configuration Registers
Table 6-2.
Graphics Processing Unit PCI Configuration Registers (Device 0, Function 0, Bus 1)
PCI
Config.
Addr.
00, 01h
02, 03h
04, 05h
06, 07h
08h
09-0Bh
0Eh
0Fh
10-13h
14-17h
2C, 2Dh
NOTE:
Register
Vendor ID
Device ID
Command
Status
Revision ID
Class Code
Header Type
BIST
Memory Range Addr.
Mem. Map Range Addr.
Subsys. Vendor ID
Reset
Value
10DEh
[1]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
PCI
Config.
Addr.
2E, 2Fh
30-33h
34h
3Ch
3Dh
3Eh
3Fh
DC, DDh
DE, DFh
E0, E1h
E2-FFh
Register
Subsystem ID
Vid. BIOS Base Addr.
Capabilities Pointer
Interrupt Line
Interrupt Pin
Min. Grant
Max. Latency
Pwr. Mgmt. Capabilities
Pwr. Mgmt. Capabilites
Pwr. Mgmt. Control
Reserved
Reset
Value
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[2]
[1] D315, = 01A0h; d325, = 01F0h
[2] Refer to NVidia documentation for detailed register descriptions and values.
The GPU is controlled through memory-mapped registers by the appropriate software driver.
6.5
UPGRADING IGP-BASED GRAPHICS
The IGP-based graphics subsystem of these systems is upgradeable by installing an AGP graphics
card into the AGP slot. The upgrade procedure is as follows:
1.
2.
3.
4.
5.
6.
7.
Shut down the system through the operating system.
Unplug the power cord from the rear of the system unit.
Remove the chassis cover.
Install the AGP card into the AGP slot.
Replace the chassis cover.
Reconnect the power cord to the system unit.
Power up the system unit.
The BIOS will detect the presence of the AGP card and disable the GPU of the IGP.
Compaq D315 and hp d325 Personal Computers 6-5
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 6 Integrated Graphics Subsystem
6.6
VGA MONITOR CONNECTOR
The D315 model provides a standard VGA connector (Figure 6-3) for attaching an analog video
monitor. The D325 model provides two VGA connectors.
5
10
2
3
4
99
15 14 13
8
1
7
12
6
11
Figure 6-3. VGA Monitor Connector, (Female DB-15, as viewed from rear).
Table 6-3. DB-15 Monitor Connector Pinout
Table 6-3.
DB-15 Monitor Connector Pinout
Pin
Signal
Description
Pin
Signal
1
R
Red Analog
9
PWR
2
G
Blue Analog
10
GND
3
B
Green Analog
11
NC
4
NC
Not Connected
12
SDA
5
GND
Ground
13
HSync
6
R GND
Red Analog Ground
14
VSync
7
G GND
Blue Analog Ground
15
SCL
8
B GND
Green Analog Ground
--NOTES:
[1] Fuse automatically resets when excessive load is removed.
6-6
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Description
+5 VDC (fused) [1]
Ground
Not Connected
DDC2-B Data
Horizontal Sync
Vertical Sync
DDC2-B Clock
--
Technical Reference Guide
Chapter 7
POWER and SIGNAL
DISTRIBUTION
7. Chapter 7 POWER SUPPLY AND DISTRIBUTION
7.1
INTRODUCTION
This chapter describes the power supply and method of general power and signal distribution.
Topics covered in this chapter include:
♦
♦
♦
7.2
Power supply assembly/control (7.2)
Power distribution (7.3)
Signal distribution (7.4)
page 7-1
page 7-6
page 7-10
POWER SUPPLY ASSEMBLY/CONTROL
These systems features a power supply assembly that is controlled through programmable logic
(Figure 7-1).
Front Bezel
System Board
Power On/Off
CPU, Slots, Chipsets, Logic
& Voltage Regulators
Power On
PS
On
Mains
Fan
Sink
Fan +5
+12.8
Cmd AUX Vcpu
110/230 VAC
110/220
Select
Switch
+5 VDC
Power Supply
Assembly
+5 VDC
-5 VDC
+12 VDC
Drives
+12 VDC
-12 VDC
Figure 7-1. Power Distribution and Control, Block Diagram
Compaq D315 and hp d325 Personal Computers 7-1
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 7 Power and Signal Distribution
7.2.1 POWER SUPPLY ASSEMBLY
The D315 models use a 220-watt power supply assembly with the specifications listed in the
following table:
Table 7-1. 220-Watt Power Supply Assembly Specifications
Table 7-1.
220-Watt Power Supply Assembly Specifications
Range/
Tolerance
Min. Current
Loading [1]
Max.
Current
Surge
Current [2]
Input Line Voltage:
115VAC setting
90 - 132 VAC
---230VAC setting
180 - 264 VAC
Line Frequency
47 - 63 Hz
---Constant Input (AC) Current
--6.00 A
-+3.33 VDC Output
+/- 4%
1.0 A
15.0 A
15.0 A
+5 VDC Output
+/- 5 %
1.0 A
11.0 A
11.0 A
+5.05 AUX Output
+/- 4 %
0.0 A
3.00 A
3.00 A
+12 VDC Output
+/- 5 %
0.1 A
5.00 A
7.50 A
+12.8 VDC Output (Vcpu)
+/- 12 %
0.0 A
7.50 A
7.50 A
-12 VDC Output
+/- 10 %
0.0 A
0.15 A
0.15 A
NOTES:
[1] Minimum loading requirements must be met at all times to ensure normal operation
and specification compliance.
[2] Surge duration no longer than 10 seconds with 12-volt tolerance +/- 10%.
Max.
Ripple
---50 mV
50 mV
50 mV
120 mV
200 mV
200 mV
The D325 models use a 240-watt power supply assembly with the specifications listed in the
following table:
Table 7-2. 240-Watt Power Supply Assembly Specifications
Table 7-2.
240-Watt Power Supply Assembly Specifications
Range/
Tolerance
Min. Current
Loading [1]
Max.
Current
Surge
Current [2]
Input Line Voltage:
115VAC setting
90 - 132 VAC
---230VAC setting
180 - 264 VAC
Line Frequency
47 - 63 Hz
---Constant Input (AC) Current
--6.00 A
-+3.33 VDC Output
+/- 3.3%
1.0 A
19.0 A
19.0 A
+5.08 VDC Output
+/- 3.3 %
1.0 A
14.0 A
14.0 A
+5.08 AUX Output
+/- 4 %
0.0 A
3.00 A
3.00 A
+12 VDC Output
+/- 5 %
0.1 A
5.00 A
7.50 A
+12.8 VDC Output (Vcpu)
+14/- 10 %
0.0 A
9.00 A
9.00 A
-12 VDC Output
+/- 10 %
0.0 A
0.15 A
0.15 A
NOTES:
[1] Minimum loading requirements must be met at all times to ensure normal operation
and specification compliance.
[2] Surge duration no longer than 10 seconds with 12-volt tolerance +/- 10%.
7-2
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Max.
Ripple
---50 mV
50 mV
50 mV
120 mV
200 mV
200 mV
Technical Reference Guide
7.2.2 POWER CONTROL
The power supply assembly is controlled digitally by the PS On signal (Figure 7-1). When PS On
is asserted, the Power Supply Assembly is activated and all voltage outputs are produced. When
PS On is de-asserted, the Power Supply Assembly is off and all voltages (except +5 AUX) are not
generated. Note that the +5 AUX voltage is always produced as long as the system is
connected to a live AC source.
7.2.2.1 Power Button
The PS On signal is typically controlled through the Power Button which, when pressed and
released, applies a negative (grounding) pulse to the power control logic. The resultant action of
pressing the power button depends on the state and mode of the system at that time and is
described as follows:
System State
Off
On, ACPI Disabled
On, ACPI Enabled
Pressed Power Button Results In:
Negative pulse, of which the falling edge results in power control logic asserting PS
On signal to Power Supply Assembly, which then initializes. ACPI four-second
counter is not active.
Negative pulse, of which the falling edge causes power control logic to de-assert the
PS On signal. ACPI four-second counter is not active.
Pressed and Released Under Four Seconds:
Negative pulse, of which the falling edge causes power control logic to
generate SMI-, set a bit in the SMI source register, set a bit for button status,
and start four-second counter. Software should clear the button status bit
within four seconds and the Suspend state is entered. If the status bit is
not cleared by software in four seconds PS On is de-asserted and the
power supply assembly shuts down (this operation is meant as a guard if
the OS is hung).
Pressed and Held At least Four Seconds Before Release:
If the button is held in for at least four seconds and then released, PS On is
negated, de-activating the power supply.
Compaq D315 and hp d325 Personal Computers 7-3
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 7 Power and Signal Distribution
7.2.2.2 Wake Up Events
The PS On signal can be activated with a power “wake-up” of the system due to the occurrence of
a magic packet, serial port ring, or PCI power management (PME) event. These events can be
individually enabled through the Setup utility to wake up the system from a sleep (low power)
state.
NOTE: Wake-up functionality requires that certain circuits receive auxiliary power
while the system is turned off. The system unit must be plugged into a live AC outlet
for wake up events to function. Using an AC power strip to control system unit power
will disable wake-up event functionality.
The wake up sequence for each event occurs as follows:
Wake-On-LAN
The network interface controller (NIC) can be configured for detection of a “Magic Packet” and
wake the system up from sleep mode through the assertion of the PME- signal on the PCI bus.
Refer to Chapter 5, section 5.9, “Network Interface Controller” for more information.
Power Management Event
A power management event that asserts the PME- signal on the PCI bus can be enabled to cause
the power control logic to generate the PS On. Note that the PCI card must be PCI ver. 2.2
compliant to support this function.
7-4
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
7.2.3 POWER MANAGEMENT
These systems include power management functions designed to conserve energy. These
functions are provided by a combination of hardware, firmware (BIOS) and software. The system
provides the following power management features:
J
ACPI v1.0b compliant (ACPI modes C1, C2, S1, and S3, )
J
API 1.2 compliant (D315 only)
J
U.S. EPA Energy Star compliant
Table 7-2 shows the comparison in power states.
Table 7-3. System Power States
Table 7-2.
System Power States
Power
State
G0, S0, D0
G1, S1, C1, D1
G1, S2/3, C2,
D2 (Standby/
suspend)
G1, S4, D3
(Hibernation)
G2, S5, D3cold
G3
System Condition
System fully on. OS and application
is running, all components.
System on, CPU is executing and
data is held in memory. Some
peripheral subsystems may be on
low power. Monitor is blanked.
System on, CPU not executing,
cache data lost. Memory is holding
data, display and I/O subsystems on
low power.
System off. CPU, memory, and
most subsystems shut down.
Memory image saved to disk for
recall on power up.
System off. All components either
completely shut down or receiving
minimum power to perform system
wake-up.
System off (mechanical). No power
to any internal components except
RTC circuit. [1]
Power
Consumption
Maximum
Transition
To S0 by [2]
N/A
OS Restart
Required
No
Low
< 2 sec after
keyboard or
pointing device
action
< 5 sec. after
keyboard,
pointing device,
or power button
action
<25 sec. after
power button
action
No
Low
Low
No
Yes
Minimum
<35 sec. after
power button
action
Yes
None
—
—
NOTES:
Gn = Global state.
Sn = Sleep state.
Cn = ACPI state.
Dn = PCI state.
[1] Power cord is disconnected for this condition.
[2] Actual transition time dependent on OS and/or application software.
Compaq D315 and hp d325 Personal Computers 7-5
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 7 Power and Signal Distribution
7.3
POWER DISTRIBUTION
7.3.1 3.3/5/12 VDC DISTRIBUTION
The power supply assembly includes a multi-connector cable assembly that routes DC power to
the system board as well as to the individual drive assemblies. Figure 7-2 shows the power supply
cabling for D315 models while figure 7-3 shows the power supply cabling for the d325 model.
P2
P8
P6
P7
P4
P5
P7, P8
To
Drive
Assemblies
4 3 2
P2, P4-6
1
2
3
4
P9
P3
P9
P3
1
Power Supply
Assembly
(Assy. #226910)
2
To
System
Board
P1
1
2
1
4
3
P1
11 12 13 14 15 16 17 18 19 20
1 2 3 4 5 6 7 8 9 10
Conn.
P1
P1 [1]
P2, 4-6
P3
P7, 8
P9
Pin 1
+3.3
+3.3
+12
GND
+5
FS
Pin 2
+3.3
-12
GND
GND
GND
FC
Pin 3
RTN
RTN
GND
+12.8
GND
Pin 4
+5
PS On
+5
+12.8
+12
Pin 5
RTN
RTN
NOTES:
Connectors not shown to scale.
All + and - values are VDC.
RTN = Return (signal ground)
GND = Power ground
RS = Remote sense
POK = Power OK
NC = Not connected
FS = Fan Sink
FC = Fan Command
[1] This row represents pins 11 - 20 of connector P1
Figure 7-2. D315 Model Power Cable Diagram
7-6
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Pin 6
+5
RTN
Pin 7
RTN
RTN
Pin 8
POK
NC
Pin 9
+5 Aux
+5
Pin 10
+12
+5
Technical Reference Guide
Figure 7-3 shows the power supply cabling for the d325 model.
P2
P10
P4, P5
P8
P6
P7
P4
P5
To
Drive
Assemblies
P7, P8
1 2 3 4 5
4 3 2
P2, P4-6, P10
1
2
3
4
P9
P3
P9
P3
Power Supply
Assembly
(Assy. #308437)
To
System
Board
P1
1
1
2
2
1
4
3
P1
11 12 13 14 15 16 17 18 19 20
1 2 3 4 5 6 7 8 9 10
Conn.
P1
P1 [1]
P4, 5
P6, 10
P3
P7, 8
P9
Pin 1
+3.3
+3.3
+3.3
+12
GND
+5
NC
Pin 2
+3.3
-12
RTN
GND
GND
GND
FC
Pin 3
RTN
RTN
+5
GND
+12.8
GND
Pin 4
+5
PS On
RTN
+5
+12.8
+12
Pin 5
RTN
RTN
+12
Pin 6
+5
RTN
Pin 7
RTN
RTN
Pin 8
POK
NC
Pin 9
+5 Aux
+5
Pin 10
+12
+5
NOTES:
Connectors not shown to scale.
All + and - values are VDC.
RTN = Return (signal ground)
GND = Power ground
RS = Remote sense
POK = Power OK
NC = Not connected
FC = Fan Command
[1] This row represents pins 11 - 20 of connector P1
Figure 7-3. d325 Model Power Cable Diagram
Compaq D315 and hp d325 Personal Computers 7-7
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 7 Power and Signal Distribution
7.3.2 LOW VOLTAGE PRODUCTION/DISTRIBUTION
Voltages less than 3.3 VDC including processor core (VCore) voltage are produced through
regulator circuitry (Figure 7-4) on the system board.
+5 AUX
3.3
Auxiliary
Circuit
3.3 AUX [1]
3.3 AUX
3.3 AUX
Power Supply
+3.3 VDC
1.2
Auxiliary
Circuit
DDR
S3 PWR
Circuit
1.5 / 1.4
Regulator
Circuit
+1.3 VDC
DDR DIMMs
+1.4 VDC
Chipset
PWM A
+12.8 VDC
VID3
2.6 VDC
+12 VDC
+5 VDC
Processor
Chipset
+1.5 VDC
+12.8 VDC
VID0
VID1
VID2
1.2 AUX
DIMMs
Regulator
Circuit
Driver Circuit A
Processor
PWM B
+12.8 VDC
Driver Circuit B
MOSFET
Finals
VCore
VID4
PWM C
+12.8 VDC
Driver Circuit C
Figure 7-4. Low Voltage Supply and Distribution Diagram
The regulator produces the VCore (processor core) voltage according to the strapping of signals
VID4..0 by the processor. The possible voltages available are listed as follows:
VID 4..0
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
7-8
VCore
1.850
1.825
1.800
1.775
1.750
1.725
1.700
1.675
1.650
1.625
1.600
VID 4..0
01011
01100
01101
01110
01111
10000
10001
10010
10011
10100
10101
VCore
1.575
1.550
1.525
1.500
1.475
1.450
1.425
1.400
1.375
1.350
1.325
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
VID 4..0
10110
10111
11000
11001
11010
11011
11100
11101
11110
11111
--
VCore
1.300
1.275
1.250
1.225
1.200
1.175
1.150
1.125
1.100
Off
--
Technical Reference Guide
7.4
SIGNAL DISTRIBUTION
Figure 7-5 shows general signal distribution between the main subassemblies of the system units.
Chassis
Fan
CPU Fan
PCI NIC
Card
Serial
Conn.
PCI
Bus
PCI Slot
Fan
PWR
SYS
FAN
Conn.
Fan
PWR
CPU
FAN
Conn.
TX Data,
RX Data
F_P Conn.
JRW1
Conn.
PWR_FAN
Conn.
Pri.
IDE Conn.
Sec.
IDE Conn.
CD1
Conn.
FDD1
Conn.
Mouse
Kybd.
Conn.
HD Activity
Pwr Btn, Pwr/HD LED
12.8 Vcpu
3/5/12 VDC, 5AUX
PS On
Fan CMD
Audio 1
Conn.
USB 4/5
Conn.
Power
Supply
Assembly
Fan Sink
IDE
Data, Cntl
IDE
Hard Drive
CD-ROM
IDE I/F
5, 12 VDC
5, 12 VDC
L/R Audio
Dskt.
Data, Cntl Diskette Drive
5, 12 VDC
Mouse
Keyboard
Spkr Audio
Spkr Conn.
PCI Slot Exp.
Edge Connector
Power On/Off
Serial
Header
JPW1 Conn.
System
Board
Power On
Headphones/ Spkr Audio
Microphone In
USB Data
Front Panel
Audio/USB
I/O Bd.
Assembly
NOTES:
Applies to both D315 and d325 models unless otherwise indicated.
D315 models only.
d325 m odels only.
Figure 7-5. Signal Distribution Diagram
Compaq D315 and hp d325 Personal Computers 7-9
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Chapter 7 Power and Signal Distribution
Power Button/LED (F_P) Header
HD LED Cathode 1
HD LED Anode 3
2 PS LED cathode
4 PS LED anode
GND 5
M Reset 7
6 PWR Btn
8 GND
+5 VDC 9
NC 11
10 Chassis ID0
GND 13
NC 15
Chassis ID1 17
12 GND
16 +5 VDC
18 GND
Front Panel Audio (Audio 1) Header
Mic Audio 1
2 GND
Mic Bias 3
4 Vdd
HP R 5
Option Det 7
HP L 9
6 HP BK R
10 HP BK L
Front Panel USB (USB 4/5) Header
Vcc 1
USB A - 3
USB A + 5
Option Det 7
2 Vcc
4 USB B 6 USB B +
8 GND
10 NC
CD ROM Audio (CD1)Header
1 Audio (Left Channel)
2 Ground
3 Ground
4 Audio (right channel)
Figure 7-6. Miscellaneous Header Pinouts
7-10 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
Chapter 8
SYSTEM BIOS
8. Chapter 8 SYSTEM BIOS
8.1
INTRODUCTION
The Basic Input/Output System (BIOS) of the computer is a collection of machine language
programs stored as firmware in read-only memory (ROM). The ROM includes such functions as
Power-On Self Test (POST), VGA BIOS, PCI device initialization, Plug ‘n Play support, ACPI
power management activities, and the Setup utility. The firmware contained in the BIOS ROM
supports the following operating systems and specifications:
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
♦
Windows 95, 98SE, 2000, XP Home, XP Professional, and Mandrake Linux 8.2
Windows NT 4.0 (SP6 required for PnP support)
OS/2 ver 2.1 and OS/2 Warp
SCO Unix
DMI 2.1
Intel Wired for Management (WfM) ver. 2.2
Wake-On-LAN (WOL)
ACPI and OnNow
SMBIOS 2.3.1
PC98/99/00 and NetPC
BIOS Boot Specification 1.01
Enhanced Disk Drive Specification 3.0
“El Torito” Bootable CD-ROM Format Specification 1.0
ATAPI Removeable Media Device BIOS Specification 1.0
The BIOS firmware is contained in a flash ROM component. The runtime portion of the BIOS
resides in a 128KB block from E0000h to FFFFFh.
This chapter includes the following topics:
♦
♦
♦
♦
♦
♦
ROM flashing (8.2)
Boot functions (8.3)
Setup utility (8.4)
Client management functions (8.5)
Power management functions (8.6)
USB legacy support (8.7)
page 8-2
page 8-3
page 8-5
page 8-11
page 8-14
page 8-16
Compaq D315 and hp d325 Personal Computers 8-1
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 8 System BIOS
8.2
ROM FLASHING/UPGRADING
The system BIOS firmware is contained in a flash ROM device that can be re-written with BIOS
code (using the ROMPaq utility or a remote flash program) allowing easy upgrading, including
changing the splash screen displayed during the POST routine.
Upgrading the BIOS is not normally required but may be necessary if changes are made to the
unit’s operating system, hard drive, or processor. All BIOS ROM upgrades are available directly
from Hewlett-Packard. Flashing is done either locally with the CPQFLASH or HPQFlash
Windows program, a ROMPaq diskette, or remotely using the network boot function (described in
the section 8.3.2).
This system includes 64 KB of write-protected boot block ROM that provides a way to recover
from a failed flashing of the system BIOS ROM. If the BIOS ROM fails the flash check, the boot
block code provides the minimum amount of support necessary to allow booting the system from
the diskette drive and re-flashing the system ROM with a ROMPaq diskette. Note that if an
administrator password has been set in the system the boot block will prompt for this password by
illuminating the caps lock keyboard LED and displaying a message if video support is available.
A PS/2 keyboard must be used during bootblock operation.
Since video may not be available during the initial boot sequence the boot block routine uses the
Num Lock, Caps Lock, and Scroll Lock LEDs of the PS/2 keyboard to communicate the status of
the ROM flash as follows:
Table 8-1. Boot Block Codes
Table 8-1.
Boot Block Codes
Num Lock
LED
Off
On
Off
On
8-2
Cap Lock
LED
On
Off
Off
On
Scroll Lock
LED
Off
Off
On
On
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Meaning
Administrator password required.
Boot failed. Reset required for retry.
Flash failed.
Flash complete.
Technical Reference Guide
8.3
BOOT FUNCTIONS
The BIOS supports various functions related to the boot process, including those that occur during
the Power On Self-Test (POST) routine.
8.3.1 BOOT DEVICE ORDER
The default boot device order is as follows:
1.
2.
3.
4.
5.
6.
IDE CD-ROM drive (EL Torito CD images)
Diskette drive (A)
MultiBay device (A: or CD-ROM) if applicable
USB device
Hard drive (C)
Network interface controller
The order can be changed in the ROM-based Setup utility (accessed by pressing F10 when so
prompted during POST). Entries are displayed only if the actual device is attached, with the
exception of the USB device, which is always displayed even if a USB storage device is not
present. The hot IPL option is available through F9 during the POST routine. The order defined
by the Setup (F10) can be overridden once by pressing the F9 key during the boot process.
8.3.2 NETWORK BOOT (F12) SUPPORT
The BIOS supports booting the system to a network server. The function is accessed by pressing
the F12 key when prompted at the lower right hand corner of the display during POST. Booting to
a network server allows for such functions as:
♦
♦
♦
Flashing a ROM on a system without a functional operating system (OS).
Installing an OS.
Installing an application.
Compaq D315 and hp d325 Personal Computers 8-3
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 8 System BIOS
8.3.3 MEMORY DETECTION AND CONFIGURATION
This system uses the Serial Presence Detect (SPD) method of determining the installed DIMM
configuration. The BIOS communicates with an EEPROM on each DIMM through the SMBus to
obtain data on the following DIMM parameters:
♦
♦
♦
♦
♦
Presence
Size
Type
Timing/CAS latency
Memory speed
NOTE: Refer to Chapter 3, “Processor/Memory Subsystem” for the SPD format and
DIMM data specific to this system.
The BIOS performs memory detection and configuration with the following steps:
1.
2.
3.
4.
5.
Program the buffer strength control registers based on SPD data and the DIMM slots that are
populated.
Determine the common CAS latency that can be supported by the DIMMs.
Determine the memory size for each DIMM and program the graphics controller accordingly.
Enable refresh
Determine if the memory configuration will allow for double-clocked 133-MHz memory
operation and program the memory clock and IGP (see note below)
NOTE: The BIOS must read a value of 07h (indicating DDR) from SPD byte 02h of
each DIMM in order to validate the memory.
8.3.4 BOOT ERROR CODES
The BIOS provides visual and audible indications of a failed system boot by using the keyboard
LEDs and the system speaker. The error conditions are listed in the following table.
Table 8-2. Boot Error Codes
Table 8-2. Boot Error Codes
Visual [1]
Num Lock LED blinks
Scroll Lock LED blinks
Caps Lock LED blinks
Audible
1 short, 2 long beeps
2 long, 1 short beeps
1 long, 2 short beeps
Num, Caps, Scroll Lock LEDs
1 long, 3 short beeps
blink
Num, Caps, Scroll Lock LEDs
none
blink in sequence
NOTE:
[1] Provided with PS/2 keyboard only.
8-4
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Meaning
System memory not present or incompatible.
Hardware failure before graphics initialization.
Graphics controller not present or failed to
initialize.
ROM failure.
Network service mode
Technical Reference Guide
8.4
SETUP UTILITY
The Setup utility (stored in ROM) allows the user to configure system functions involving
security, power management, and system resources. The Setup utility is ROM-based and invoked
when the F10 key is pressed during the time the F10 prompt is displayed in the lower right-hand
corner of the screen during the POST routine. Highlights of the Setup utility are described in the
following table.
NOTE: Support for Computer Setup options may vary depending on your specific
hardware configuration.
Table 8-3. Setup Utility Functions
Table 8-3.
Setup Utility Functions
Heading
Option
Description
File
System Information
Lists:
Product name
Processor type/speed/stepping
Cache size (L1/L2)
FSB frequency
Integrated MAC address
System ROM (includes family name and version)
Chassis serial number
Asset tracking number
Integrated MAC for embedded, enabled NIC (if
applicable)
Displays copyright notice.
About
Set Time and Date
Allows you to set system time and date.
Save to Diskette
Saves system configuration, including CMOS, to a
blank, formatted 1.44-MB diskette.
Restores system configuration, including CMOS,
from a diskette.
Restores factory default settings, which includes
clearing any established passwords.
Exits Computer Setup without applying or saving
any changes.
Saves changes to system configuration and exits
Computer Setup.
Lists all installed storage devices. The following
options appear when a device is selected:
Diskette Type (For legacy diskette drives only)
Identifies the highest capacity media type accepted
by the diskette drive. Options are 3.5" 1.44 MB and
5.25" 1.2 MB.
Drive Emulation Allows you to select a drive
emulation type for a storage device. (For example,
a Zip drive can be made bootable by selecting hard
disk or diskette emulation.) Selecting “None”
prevents the device from being accessed by BIOS
or though DOS. Operating systems that use their
own mass storage drivers will not be affected by
choosing “None.”
Transfer Mode (IDE devices only)
Specifies the active data transfer mode. Options
(subject to device capabilities) are PIO 0, Max PIO,
Enhanced DMA, Ultra DMA 0, and Max UDMA.
Restore from Diskette
Set Defaults and Exit
Ignore Changes and Exit
Save Changes and Exit
Storage
Device Configuration
Continued
Compaq D315 and hp d325 Personal Computers 8-5
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 8 System BIOS
Table 8-3. Setup Utility Functions
Continued
Heading
Option
Description
Storage
(continued)
Device
Configuration
(continued)
Translation Mode (IDE disks only)
Lets you select the translation mode to be used for the
device. This enables the BIOS to access disks partitioned
and formatted on other systems and may be necessary for
users of older versions of Unix (e.g., SCO Unix version 3.2).
Options are Bit-Shift, LBA Assisted, User, and None.
CAUTION: Ordinarily, the translation mode
selected automatically by the BIOS should not
be changed. If the selected translation mode is
not compatible with the translation mode that
was active when the disk was partitioned and
formatted, the data on the disk will be
inaccessible.
Translation Parameters (IDE Disks only)
Allows you to specify the parameters (logical cylinders,
heads, and sectors per track) used by the BIOS to translate
disk I/O requests (from the operating system or an
application) into terms the hard drive can accept. Logical
cylinders may not exceed 1024. The number of heads may
not exceed 256. The number of sectors per track may not
exceed 63. These fields are only visible and changeable
when the drive translation mode is set to User.
Multisector Transfers (IDE ATA devices only)
Specifies how many sectors are transferred per multi-sector
PIO operation. Options (subject to device capabilities) are
Disabled, 8, and 16.
Removable Media Boot
Enables/disables ability to boot the system from removable
media.
Note: After saving changes to Removable Media Boot, the
computer will restart. Turn the computer off, then on,
manually.
Removable Media Write
Enables/disables ability to write data to removable media.
Note: This feature applies only to legacy diskette, IDE LS-120
Superdisk, and IDE PD-CD drives.
Primary IDE Controller
Allows you to enable or disable the primary IDE controller.
Secondary IDE Controller
Allows you to enable or disable the secondary IDE controller.
BIOS IDE DMA Transfers Allows the user to enable or
disable the use of IDE DMA transfers by the BIOS. Default
setting is “enabled.”
Diskette MBR Validation
Allows you to enable or disable strict validation of the diskette
Master Boot Record (MBR).
Note: If you use a bootable diskette image that you know to
be valid, and it does not boot with Diskette MBR Validation
enabled, you may need to disable this option in order to use
the diskette.
Storage Options
Continued
8-6
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
Table 8-3. Setup Utility Functions
Heading
Storage
(continued)
Option
DPS Self-Test
Description
Allows user to execute self-tests on IDE hard drives
capable of performing the Drive Protection System
(DPS) self-tests.
Note: This selection will only appear when at least one
drive capable of performing the IDE DPS self-tests is
attached to the system
Allows user to specify the order in which attached
peripheral devices (such as diskette drive, hard drive,
CD-ROM, or network interface card) are checked for a
bootable operating system image. Each device on the
list may be individually excluded from or included for
consideration as a bootable operating system source.
Note: MS-DOS drive lettering assignments may not
apply after a non-MS-DOS operating system has started.
To boot one time from a device other than the default
device specified in Boot Order, restart the computer and
press F9 when the F10=Setup message appears on the
screen. When POST is completed, a list of bootable
devices is displayed. Use the arrow keys to select a
device and press the Enter key.
Allows user to specify order of attached hard drive
controllers. First controller will have priority in boot
sequence and will be recognized as drive C (if any
devices are attached). This selection will not appear if
all hard drives are attached to embedded IDE
controllers.
Boot Order
Controller Order
Security
Setup Password
Power-On Password
Password Options
Smart Cover
Continued
Allows user to set and enable setup (administrator)
password.
Note: If the setup password is set, it is required to
change Computer Setup options, flash the ROM, and
make changes to certain plug and play settings under
Windows. Also, this password must be set in order to
use some Compaq remote security tools.
See the Troubleshooting Guide for more information.
Allows user to set and enable power-on password.
See the Troubleshooting Guide for more information.
Allows user to:
Prompt password on warm boot.
Enable/disable network server mode.
Note: This selection will appear only if a power-on
password is set.
Specify whether password is required for warm boot
(CTRL+ALT+DEL).
Note: This selection is available only when Network
Server Mode is disabled.
See the Desktop Management Guide for more
information.
Allows user to:
Enable/disable the Smart Cover Lock
Enable/disable Smart Cover Sensor.
Notify User alerts the user that the sensor has
detected that the cover has been removed. Setup
Password requires that the setup password be
entered to boot the computer if the sensor detects that
the cover has been removed.
Feature supported on select models only. Refer to the
Desktop Management Guide for more information.
Continued
Compaq D315 and hp d325 Personal Computers 8-7
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 8 System BIOS
Table 8-3. Setup Utility Functions
Heading
Security
(continued)
Continued
Option
Device Security
Description
Enables/disables serial, parallel, and USB ports,
system audio, and network controller.
Network Service Boot
Enables/disables the computer’s ability to boot from
an operating system installed on a network server.
(Feature available on NIC models only; the network
controller must reside on the PCI bus or be
embedded on the system board.)
Allows user to set:
Asset tag (16-byte identifier) and Ownership Tag
(80-byte identifier displayed during POST) Refer to the Desktop Management guide for
more information
Keyboard locale setting (e.g., English or
German) for System ID entry.
Allows user to assign or modify a master or user
password for select IDE hard drives. Whe enabled,
user is prompted to enter a password, which is
necessary for accessing the hard drive.
Allows user to enable or disable Master Boot
Record (MBR) Security. When enabled, the BIOS
rejects all requests to write to the MBR on the
current bootable disk. Each time the computer is
powered on or rebooted, the BIOS compares the
MBR of the current bootable disk to the previouslysaved MBR. If changes are detected, you are given
the option of saving the MBR on the current
bootable disk, restoring the previously-saved MBR,
or disabling MBR Security. You must know the
setup password, if one is set.
Note: Disable MBR Security before intentionally
changing the formatting or partitioning of the
current bootable disk. Several disk utilities (such as
FDISK and FORMAT) attempt to update the MBR.
If MBR Security is enabled and disk accesses are
being serviced by the BIOS, write requests to the
MBR are rejected, causing the utilities to report
errors. If MBR Security is enabled and disk
accesses are being serviced by the operating
system, any MBR change will be detected by the
BIOS during the next reboot, and an MBR Security
warning message will be displayed.
Saves a backup copy of the Master Boot Record of
the current bootable disk.
Note: Only appears if MBR Security is enabled.
Restores the backup Master Boot Record to the
current bootable disk.
Note: Only appears if all of the following conditions
are true:
MBR Security is enabled
A backup copy of the MBR has been previously
saved
The current bootable disk is the same disk from
which the backup copy of the MBR was saved.
System IDs
DriveLock (Select models
only. Appears only when at
least one drive that supports
DriveLock is attached)
Master Boot Record Security
Save Master Boot Record
Restore Master Boot Record
Continued
8-8
Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
Table 8-3. Setup Utility Functions Continued
Heading
Advanced
(Advanced
users only)
Option
Power-On Options
Onboard Devices
PCI Devices
Description
Allows user to set:
POST mode (QuickBoot, FullBoot, or FullBoot
every 1-30
days)
POST messages (enable/disable)
Safe POST (enable/disable)
POST delay (in seconds: none, 5, 10, 15, 20)
F9 prompt (anable/disable)
F10 prompt (enable/disable)
F12 prompt (enable/disable)
Option ROM prompt (enable/disable)
Remote wakeup boot sequence (remote
server/local hard drive)
After power loss (off/on)
If you connect your computer to an electric power
strip, and would like to turn on power to the
computer using the switch on the power strip, set
this option to on.
Note: If you turn off power to your computer
using the switch on a power strip, you will not
be able to use the suspend/sleep feature or the
Remote Management features.
UUID (Universal Unique Identifier) (enable/disable)
I/O ACPI Mode (enable/disable)
ACPI/USB buffers @ Top of Memory
(enable/disable)
No Keyboard Mode (enable/disable)
Allows you to set resources for or disable onboard
system devices (diskette controller, serial port,
parallel port).
Lists currently installed PCI devices and their IRQ
settings.
Allows you to reconfigure IRQ settings for these
devices or to disable them entirely.
Continued
Compaq D315 and hp d325 Personal Computers 8-9
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 8 System BIOS
Table 8-3. Setup Utility Functions
Heading
Advanced
(continued)
Continued
Option
Bus Options
Device Options
PCI VGA Configuration
Description
Allows user to enable or disable:
PCI bus mastering, which allows a PCI device
to take control of the PCI bus
PCI SERR# Generation.
PCI VGA palette snooping, which sets the VGA
palette snooping bit in PCI configuration
space; this is only needed with more than
one graphics controller installed
Allows user to set:
Printer mode (bi-directional, EPP & ECP,
output only)
Num Lock state at power-on (off/on)
S5 Wake On LAN (enable/disable WOL from
S5 with integrated NIC only)
Processor cache (enable/disable)
Processor Number (enable/disable) for Pentium
III processors.
ACPI S3 support (enable/disable). S3 is an
ACPI (advanced configuration and power
interface) sleep state that some add-in
hardware options may not support.
AGP Aperture size (options vary depending on
platform) allows you to modify the size of
your AGP aperture size window.
NIC PxE Option ROM Download
(enable/disable)
ACPI Video Repost, HD Reset, and PS2
Mouse wake up (enable/disable)
Frame Buffer Size (AUTO, 16, 32, 64, 128)
Monitor Tracking (enable/disable)
C1 Halt Disconnect (enable/disable)
Integrated Video (enable/disable) [visible only
when a PCI video card is installed]
Appears only if there are multiple PCI video
adapters in the system. Allows users to specify
which VGA controller will be the “boot” or primary
VGA controller.
8-10 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
8.5
CLIENT MANAGEMENT FUNCTIONS
Table 8-4 is a partial list of the client management BIOS functions supported by the systems
covered in this guide. These functions, designed to support intelligent manageability applications,
are Compaq-specific unless otherwise indicated.
Table 8-4. Client Management Functions (INT15)
Table 8-4.
Client Management Functions (INT15)
AX
Function
E800h
Get system ID
E813h
Get monitor data
E814h
Get system revision
E816h
Get temperature status
E817h
Get drive attribute
E818h
Get drive off-line test
E819h
Get chassis serial number
E820h [1]
Get system memory map
E81Ah
Write chassis serial number
E81Bh
Get hard drive threshold
E81Eh
Get hard drive ID
E827h
DIMM EEPROM Access
NOTE:
[1] Industry standard function.
Mode
Real, 16-, & 32-bit Prot.
Real, 16-, & 32-bit Prot.
Real, 16-, & 32-bit Prot.
Real, 16-, & 32-bit Prot.
Real
Real
Real, 16-, & 32-bit Prot.
Real
Real
Real
Real
Real, 16-, & 32-bit Prot.
All 32-bit protected-mode functions are accessed by using the industry-standard BIOS32 Service
Directory. Using the service directory involves three steps:
1.
2.
3.
Locating the service directory.
Using the service directory to obtain the entry point for the client management functions.
Calling the client management service to perform the desired function.
The BIOS32 Service Directory is a 16-byte block that begins on a 16-byte boundary between the
physical address range of 0E0000h-0FFFFFh. The format is as follows:
Offset
00h
04h
08h
09h
0Ah
0Bh
No. Bytes
4
4
1
1
1
5
Description
Service identifier (four ASCII characters)
Entry point for the BIOS32 Service Directory
Revision level
Length of data structure (no. of 16-byte units)
Checksum (should add up to 00h)
Reserved (all 0s)
Compaq D315 and hp d325 Personal Computers8-11
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 8 System BIOS
To support Windows NT an additional table to the BIOS32 table has been defined to contain 32bit pointers for the DDC locations. The Windows NT extension table is as follows:
; Extension to BIOS SERVICE directory table (next paragraph)
db
db
db
dd
dw
db
dd
dw
“32OS”
2
“$DDC”
?
?
“$ERB”
?
?
; sig
; number of entries in table
; DDC POST buffer sig
; 32-bit pointer
; byte size
; ESCD sig
; 32-bit pointer
; bytes size
The service identifier for client management functions is “$CLM.” Once the service identifier is
found and the checksum verified, a FAR call is invoked using the value specified at offset 04h to
retrieve the CM services entry point. The following entry conditions are used for calling the
Desktop Management service directory:
INPUT:
EAX
EBX (31..8)
EBX (7..0)
CS
= Service Identifier [$CLM]
= Reserved
= Must be set to 00h
= Code selector set to encompass the physical page holding
entry point as well as the immediately following physical page.
It must have the same base. CS is execute/read.
DS
= Data selector set to encompass the physical page holding
entry point as well as the immediately following physical page.
It must have the same base. DS is read only.
SS
= Stack selector must provide at least 1K of stack space and be 32-bit.
(I/O permissions must be provided so that the BIOS can support as necessary)
OUTPUT:
AL
EBX
ECX
EDX
= Return code:
00h, requested service is present
80h, requested service is not present
81h, un-implemented function specified in BL
86h and CF=1, function not supported
= Physical address to use as the selector BASE for the service
= Value to use as the selector LIMIT for the service
= Entry point for the service relative to the BASE returned in EBX
The following subsections provide a brief description of key Client Management functions.
8-12 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
8.5.1 SYSTEM ID AND ROM TYPE
Applications can use the INT 15, AX=E800h BIOS function to identify the type of system. This
function will return the system ID in the BX register. These systems have the following IDs and
ROM family types:
System
Compaq D315 Personal Computer
Compaq D325 Personal Computer
System ID
07D0h
0830h
ROM Family
686Y4
786A5
PnP ID
CPQ0047
CPQ0059
The ROM family and version numbers can be verified with the Setup utility or the Compaq
Insight Manager or Diagnostics applications.
8.5.2 EDID RETRIEVE
The BIOS function INT 15, AX=E813h is a tri-modal call that retrieves the VESA extended
display identification data (EDID). Two subfunctions are provided: AX=E813h BH=00h retrieves
the EDID information while AX=E813h BX=01h determines the level of DDC support.
Input:
AX
BH
BH
= E813h
= 00 Get EDID .
= 01 Get DDC support level
If BH = 00 then
DS:(E)SI = Pointer to a buffer (128 bytes) where ROM will return block
If 32-bit protected mode then
DS:(E)SI = Pointer to $DDC location
Output:
(Successful)
If BH
CX
CF
AH
If BH
BH
BL
= 0:
DS:SI=Buffer with EDID file.
= Number of bytes written
=0
=00h Completion of command
= 1:
= System DDC support
<0>=1 DDC1 support
<1>=1 DDC2 support
= Monitor DDC support
<0>=1 DDC1 support
<1>=1 DDC2 support
<2>=1 Screen blanked during transfer
(Failure)
CF
AH
=1
= 86h or 87h
Compaq D315 and hp d325 Personal Computers8-13
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 8 System BIOS
8.5.3 TEMPERATURE STATUS
The BIOS includes a function (INT15, AX=E816h) to retrieve the status of a system’s interior
temperature. This function allows an application to check whether the temperature situation is at a
Normal, Caution, or Critical condition.
8.5.4 DRIVE FAULT PREDICTION
The Compaq BIOS directly supports Drive Fault Prediction for IDE-type hard drives. This feature
is provided through two Client Management BIOS calls. Function INT 15, AX=E817h is used to
retrieve a 512-byte block of drive attribute data while the INT 15, AX=E81Bh is used to retrieve
the drive’s warranty threshold data. If data is returned indicating possible failure then the
following message is displayed:
“1720-SMART Hard Drive detects imminent failure”
8.6
POWER MANAGEMENT FUNCTIONS
The BIOS provides two types of power management support: independent PM support ACPI
support.
NOTE: The D315 models support both the independent PM (aka “APM”) and the ACPI
Modes. The d325 models support only the ACPI mode.
8.6.1 INDEPENDENT PM SUPPORT (D315 only)
The BIOS can provide power management (PM) of the system independently from an operating
system that doesn’t support APM (including DOS, Unix, NT & older versions of OS/2). In the
Independent PM environment the BIOS and hardware timers determine when to switch the system
to a different power state. State switching is not reported to the OS.
8.6.1.1 Staying Awake In Independent PM
There are two "Time-out to Standy" timers used in independent PM: the System Timer
and the IDE Hard Drive Timer.
8-14 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
System Timer
In POST, the BIOS enables a timer in the south bridge component that generates an SMI once per
minute. When the BIOS detects the SMI it checks status bits in the south bridge for device
activity. If any of the device activity status bits are set at the time of the 1-minute SMI, BIOS
resets the time-out minute countdown. The system timer can be configured through the Setup
utility for counting down 0, 5, 10, 15, 20, 30, 40, 50, 60, 120, 180, or 240 minutes. The following
devices are checked for activity:
♦
♦
♦
♦
♦
Keyboard
Mouse
Serial port(s)
Parallel port
IDE primary controller
NOTE: The secondary controller is NOT included. This is done to support
auto-sense of a CD-ROM insertion (auto-run) in case Windows or NT is
running. ote also that SCSI drive management is the responsibility of the SCSI
river. Any IDE hard drive access resets the hard drive timer.
IDE Hard Drive Timer
During POST, an inactivity timer each IDE hard drive is set to control hard drive spin down.
Although this activity is independent of the system timer, the system will not go to sleep until the
primary IDE controller has been inactive for the system time-out time. The hard drive timer can
be configured through the Setup utility for being disabled or counting down 10, 15, 20, 30, 60,
120, 180, or 240 minutes, after which time the hard drive will spin down.
8.6.1.2 Going to Sleep in Independent PM
When a time-out timer expires, Standby for that timer occurs.
System Standby
When the system acquires the Standby mode the BIOS blanks the screen. Since the hard
drive inactivity timer is in the drive and triggered by drive access, the system can be in
Standby with the hard drives still spinning (awake).
NOTE: The BIOS does not turn the fan(s) off (as on previous products).
IDE Hard Drive Standby
During hard drive standby the platters stop spinning. Depending on drive type, some hard drives
will also cut power to some of the drive electronics that are not needed. The drives can be in this
state with the system still awake.
Compaq D315 and hp d325 Personal Computers8-15
Featuring the AMD Athlon XP Processor
Second Edition – April 2003
Chapter 8 System BIOS
8.6.1.3 Suspend
Suspend is not supported in the Independent PM mode.
8.6.1.4 System OFF
When the system is turned Off but still plugged into a live AC outlet the NIC, ICH2, and I/O
components continue to receive auxiliary power in order to power-up as the result of a Magic
Packet™ being received over a network. Some NICs are able to wake up a system from Standby
in PM, most require their Windows/NT driver to reset them after one wake-up.
8.6.1.5 Waking Up in Independent PM
Activity of either of the following devices will cause the system to wake up with the screen
restored:
♦
♦
Keyboard
Mouse (if driver installed)
The hard drive will not spin up until it is accessed. Any hard drive access will cause it to wake up
and resume spinning. Since the BIOS returns to the currently running software, it is possible for
the drive to spin up while the system is in Standby with the screen blanked.
8.6.2 ACPI SUPPORT
These systems meet the hardware and firmware requirements for being ACPI compliant.
This system supports the following ACPI functions:
♦
♦
♦
♦
♦
♦
♦
8.7
PM timer
Power button
Power button override
RTC alarm
Sleep/Wake logic (S1,S3, S4 (Windows 2000), S5)
C1 state (Halt)
PCI Power Management Event (PME)
USB LEGACY SUPPORT
The BIOS ROM checks the USB port, during POST, for the presence of a USB keyboard. This
allows a system with only a USB keyboard to be used during ROM-based setup and also on a
system with an OS that does not include a USB driver.
On such a system a keystroke will generate an SMI and the SMI handler will retrieve the data
from the device and convert it to PS/2 data. The data will be passed to the keyboard controller and
processed as in the PS/2 interface. Changing the delay and/or typematic rate of a USB keyboard
though BIOS function INT 16 is not supported.
8-16 Compaq D315 and hp d325 Personal Computers
Featuring the AMD Athlon XP Processor
Second Edition - April 2003
Technical Reference Guide
Appendix A
ERROR MESSAGES AND CODES
A. Appendix A ERROR MESSAGES AND CODES
A.1
INTRODUCTION
This appendix lists the error codes and a brief description of the probable cause of the error.
NOTE: Errors listed in this appendix are applicable only for systems running
hp/Compaq BIOS.
NOTE: Not all errors listed in this appendix may be applicable to a particular system
model and/or configuration.
A.2
BEEP/KEYBOARD LED CODES
NOTE: Beep and LED indictions listed in Table A-1 apply only to Compaq-branded
models. Refer to the Chapter 8 for beep/LED indications on HP-branded models.
Table A–1. Beep/Keyboard LED Codes
Table A-1.
Beep/Keyboard LED Codes
Beeps
LED [1]
1 short, 2 long
NUM lock blinking
1 long, 2 short
CAP lock blinking
2 long, 1 short
Scroll lock blinking
1 long, 3 short
(None)
None
All three blink in sequence
None
NUM lock steady on
None
CAP lock steady on
None
All three blink together
None
All three steady on
NOTE:
[1] PS/2 keyboard only.
Probable Cause
Base memory failure.
Video/graphics controller failure.
System failure (prior to video initialization).
Boot block executing
Keyboard locked in network mode.
ROMPAQ diskette not present, bad, or drive not ready.
Password prompt.
ROM flash failed.
Successful ROM flash.
hp/Compaq Personal Computers
Changed – April 2003
A-1
Appendix A Error Messages and Codes
A.3
POWER-ON SELF TEST (POST) MESSAGES
Table A–2. Power-On Self Test (POST) Messages
Table A-2.
Power-On Self Test (POST) Messages
Error Message
Invalid Electronic Serial Number
Network Server Mode Active (w/o
kybd)
101-Option ROM Checksum Error
102-system Board Failure
150-Safe POST Active
162-System Options Not Set
163-Time & Date Not Set
164-Memory Size Error
201-Memory Error
213-Incompatible Memory Module
216-Memory Size Exceeds Max
217-DIMM Configuration Warning
301-Keyboard Error
303-Keyboard Controller Error
304-Keyboard/System Unit Error
404-Parallel Port Address Conflict
417-Network Interface Card Failure
510-Splash Image Corrupt
511-CPU Fan Not Detected
512-Chassis Fan Not Detected
601-Diskette Controller Error
912-Computer Cover Removed Since
Last System Start Up
917-Expansion Riser Not Detected
1156-Serial Port A Cable Not
Detected
1157-Front Cables Not Detected
1720-SMART Hard Drive Detects
Imminent Failure
1721-SMART SCSI Hard Drive
Detects Imminent Failure
1801-Microcode Patch Error
1998-Master Boot Record Backup
Has Been Lost
1999-Master Boot Record Has
Changed. Press Any Key To Enter
Setup to Restore the MBR.
2000-Master boot Record hard drive
has changed
A-2
Probable Cause
Chassis serial number is corrupt. Use Setup to enter a valid number.
System is in network mode.
A device’s option ROM has failed/is bad.
Failed ESCD write, A20, timer, or DMA controller.
An option ROM failed to execute on a previous boot.
Invalid checksum, RTC lost power, or invalid configuration.
Date and time information in CMOS is not valid.
Memory has been added or removed.
Memory test failed.
BIOS detected installed DIMM(s) as being not compatible.
Installed memory exceeds the maximum supported by the system.
Unbalanced memory configuration.
Keyboard interface test failed (improper connection or stuck key).
Keyboard buffer failed empty (8042 failure or stuck key).
Keyboard controller failed self-test.
Current parallel port address is conflicting with another device.
NIC BIOS could not read Device ID of embedded NIC.
Corrupted splash screen image. Restore default image w/ROMPAQ.
Processor heat sink fan is not connected.
Chassis fan is not connected.
Diskette drive removed since previous boot.
Cover (hood) removal has been detected by the Smart Cover Sensor.
Expansion (backplane) board not seated properly.
Cable from serial port header to I/O connector is missing or not
connected properly.
Cable from front panel USB and audio connectors is missing or not
connected properly.
SMART circuitry on an IDE drive has detected possible equipment
failure.
SMART circuitry on a SCSI drive has detected possible equipment
failure.
A processor is installed for which the BIOS ROM has no patch.
Check for ROM update.
Backup copy of the hard drive master boot record is corrupted. Use
Setup to restore the backup from the hard drive.
If Master Boot Record Security is enabled, this message indicates
that the MBR has changed since the backup was made.
The hard drive has been changed. Use Setup to create a backup of
the new hard drive.
hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
A.4
SYSTEM ERROR MESSAGES (1xx-xx)
Table A–3. System Error Messages
Table A-3.
System Error Messages
Message
101
102
103
104-01
104-02
104-03
105-01
105-02
105-03
105-04
105-05
105-06
105-07
105-08
105-09
105-10
105-11
105-12
105-13
105-14
106-01
107-01
108-02
108-03
109-01
109-02
109-03
Probable Cause
Option ROM error
System board failure (see note)
System board failure
Master int. cntlr. test fialed
Slave int. cntlr. test failed
Int. cntlr. SW RTC inoperative
Port 61 bit <6> not at zero
Port 61 bit <5> not at zero
Port 61 bit <3> not at zero
Port 61 bit <1> not at zero
Port 61 bit <0> not at zero
Port 61 bit <5> not at one
Port 61 bit <3> not at one
Port 61 bit <1> not at one
Port 61 bit <0> not at one
Port 61 I/O test failed
Port 61 bit <7> not at zero
Port 61 bit <2> not at zero
No int. generated by failsafe timer
NMI not triggered by failsafe timer
Keyboard controller test failed
CMOS RAM test failed
CMOS interrupt test failed
CMOS not properly initialized (int.test)
CMOS clock load data test failed
CMOS clock rollover test failed
CMOS not properly initialized (clk test)
Message
110-01
110-02
110-03
111-01
112-01
112-02
112-03
112-04
112-05
112-06
112-07
112-08
112-09
112-10
112-11
112-12
113-01
114-01
116-xx
162-xx
163-xx
164-xx
199-00
Probable Cause
Programmable timer load data test failed
Programmable timer dynamic test failed
Program timer 2 load data test failed
Refresh detect test failed
Speed test Slow mode out of range
Speed test Mixed mode out of range
Speed test Fast mode out of range
Speed test unable to enter Slow mode
Speed test unable to enter Mixed mode
Speed test unable to enter Fast mode
Speed test system error
Unable to enter Auto mode in speed test
Unable to enter High mode in speed test
Speed test High mode out of range
Speed test Auto mode out of range
Speed test variable speed mode inop.
Protected mode test failed
Speaker test failed
Way 0 read/write test failed
Sys. options failed (mismatch in drive type)
Time and date not set
Memory size
Installed devices test failed
NOTE: A 102 message code may be caused by one of a variety of processor-related problems
that may be solved by replacing the processor, although system board replacement may be needed.
hp/Compaq Personal Computers
Changed – April 2003
A-3
Appendix A Error Messages and Codes
A.5
MEMORY ERROR MESSAGES (2xx-xx)
Table A–4. Memory Error Messages
Table A-4.
Memory Error Messages
Message
200-04
200-05
200-06
200-07
200-08
201-01
202-01
202-02
202-03
203-01
203-02
203-03
204-01
204-02
204-03
204-04
204-05
205-01
205-02
205-03
206-xx
207-xx
210-01
210-02
210-03
211-01
211-02
211-03
213-xx
214-xx
215-xx
A.6
Probable Cause
Real memory size changed
Extended memory size changed
Invalid memory configuration
Extended memory size changed
CLIM memory size changed
Memory machine ID test failed
Memory system ROM checksum failed
Failed RAM/ROM map test
Failed RAM/ROM protect test
Memory read/write test failed
Error while saving block in read/write test
Error while restoring block in read/write test
Memory address test failed
Error while saving block in address test
Error while restoring block in address test
A20 address test failed
Page hit address test failed
Walking I/O test failed
Error while saving block in walking I/O test
Error while restoring block in walking I/O test
Increment pattern test failed
ECC failure
Memory increment pattern test
Error while saving memory during increment pattern test
Error while restoring memory during increment pattern test
Memory random pattern test
Error while saving memory during random memory pattern test
Error while restoring memory during random memory pattern test
Incompatible DIMM in slot x
Noise test failed
Random address test
KEYBOARD ERROR MESSAGES (30x-xx)
Table A–5. Keyboard Error Messages
Table A-5.
Keyboard Error Messages
Message
300-xx
301-01
301-02
301-03
301-04
301-05
302-xx
302-01
303-01
303-02
303-03
303-04
A-4
Probable Cause
Failed ID test
Kybd short test, 8042 self-test failed
Kybd short test, interface test failed
Kybd short test, echo test failed
Kybd short test, kybd reset failed
Kybd short test, kybd reset failed
Failed individual key test
Kybd long test failed
LED test, 8042 self-test failed
LED test, reset test failed
LED test, reset failed
LED test, LED command test failed
Message
303-05
303-06
303-07
303-08
303-09
304-01
304-02
304-03
304-04
304-05
304-06
--
hp/Compaq Personal Computers
Changed - April 2003
Probable Cause
LED test, LED command test failed
LED test, LED command test failed
LED test, LED command test failed
LED test, command byte restore test failed
LED test, LEDs failed to light
Keyboard repeat key test failed
Unable to enter mode 3
Incorrect scan code from keyboard
No Make code observed
Cannot /disable repeat key feature
Unable to return to Normal mode
--
Technical Reference Guide
A.7
PRINTER ERROR MESSAGES (4xx-xx)
Table A–6. Printer Error Messages
Table A-6.
Printer Error Messages
A.8
Message
401-01
402-01
402-02
402-03
402-04
Probable Cause
Printer failed or not connected
Printer data register failed
Printer control register failed
Data and control registers failed
Loopback test failed
Message
402-11
402-12
402-13
402-14
402-15
402-05
402-06
402-07
402-08
402-09
402-10
Loopback test and data reg. failed
Loopback test and cntrl. reg. failed
Loopback tst, data/cntrl. reg. failed
Interrupt test failed
Interrupt test and data reg. failed
Interrupt test and control reg. failed
402-16
402-01
403-xx
404-xx
498-00
--
Probable Cause
Interrupt test, data/cntrl. reg. failed
Interrupt test and loopback test failed
Int. test, LpBk. test., and data register failed
Int. test, LpBk. test., and cntrl. register failed
Int. test, LpBk. test., and data/cntrl. reg.
failed
Unexpected interrupt received
Printer pattern test failed
Printer pattern test failed
Parallel port address conflict
Printer failed or not connected
--
VIDEO (GRAPHICS) ERROR MESSAGES (5xx-xx)
Table A–7. Video (Graphics) Error Messages
Table A-7.
Video (Graphics) Error Messages
Message Probable Cause
Message
501-01
Video controller test failed
508-01
502-01
Video memory test failed
509-01
503-01
Video attribute test failed
510-01
504-01
Video character set test failed
511-01
505-01
80x25 mode, 9x14 cell test failed
512-01
506-01
80x25 mode, 8x8 cell test failed
514-01
507-01
40x25 mode test failed
516-01
See Table A-14 for additional video (graphics) messages.
Probable Cause
320x200 mode, color set 0 test failed
320x200 mode, color set 1 test failed
640x200 mode test failed
Screen memory page test failed
Gray scale test failed
White screen test failed
Noise pattern test failed
hp/Compaq Personal Computers
Changed – April 2003
A-5
Appendix A Error Messages and Codes
A.9
DISKETTE DRIVE ERROR MESSAGES (6xx-xx)
Table A–8. Diskette Drive Error Messages
Table A-8.
Diskette Drive Error Messages
Message Probable Cause
Message
Probable Cause
6xx-01
Exceeded maximum soft error limit
6xx-20
Failed to get drive type
6xx-02
Exceeded maximum hard error limit
6xx-21
Failed to get change line status
6xx-03
Previously exceeded max soft limit
6xx-22
Failed to clear change line status
6xx-04
Previously exceeded max hard limit
6xx-23
Failed to set drive type in ID media
6xx-05
Failed to reset controller
6xx-24
Failed to read diskette media
6xx-06
Fatal error while reading
6xx-25
Failed to verify diskette media
6xx-07
Fatal error while writing
6xx-26
Failed to read media in speed test
6xx-08
Failed compare of R/W buffers
6xx-27
Failed speed limits
6xx-09
Failed to format a tract
6xx-28
Failed write-protect test
6xx-10
Failed sector wrap test
--600-xx = Diskette drive ID test
609-xx = Diskette drive reset controller test
601-xx = Diskette drive format
610-xx = Diskette drive change line test
602-xx = Diskette read test
611-xx = Pri. diskette drive port addr. conflict
603-xx = Diskette drive R/W compare test
612-xx = Sec. diskette drive port addr. conflict
604-xx = Diskette drive random seek test
694-00 = Pin 34 not cut on 360-KB drive
605-xx = Diskette drive ID media
697-00 = Diskette type error
606-xx = Diskette drive speed test
698-00 = Drive speed not within limits
607-xx = Diskette drive wrap test
699-00 = Drive/media ID error (run Setup)
608-xx = Diskette drive write-protect test
A.10 SERIAL INTERFACE ERROR MESSAGES (11xx-xx)
Table A–9. Serial Interface Error Messages
Table A-9.
Serial Interface Error Messages
Message
1101-01
1101-02
1101-03
1101-04
1101-05
1101-06
1101-07
1101-08
1101-09
1101-10
1101-11
1101-12
A-6
Probable Cause
UART DLAB bit failure
Line input or UART fault
Address line fault
Data line fault
UART cntrl. signal failure
UART THRE bit failure
UART Data RDY bit failure
UART TX/RX buffer failure
Interrupt circuit failure
COM1 set to invalid INT
COM2 set to invalid INT
DRVR/RCVR cntrl. signal failure
Message
1101-13
1101-14
1109-01
1109-02
1109-03
1109-04
1109-05
1109-06
1150-xx
1151-xx
1152-xx
1155-xx
hp/Compaq Personal Computers
Changed - April 2003
Probable Cause
UART cntrl. signal interrupt failure
DRVR/RCVR data failure
Clock register initialization failure
Clock register rollover failure
Clock reset failure
Input line or clock failure
Address line fault
Data line fault
Comm port setup error (run Setup)
COM1 address conflict
COM2 address conflict
COM port address conflict
Technical Reference Guide
A.11 MODEM COMMUNICATIONS ERROR MESSAGES (12xx-xx)
Table A–10. Serial Interface Error Messages
Table A-10.
Serial Interface Error Messages
Message
1201-XX
1201-01
1201-02
1201-03
1201-04
1201-05
1201-06
1201-07
1201-08
1201-09
1201-10
1201-11
1201-12
1201-13
Probable Cause
Modem internal loopback test
UART DLAB bit failure
Line input or UART failure
Address line failure
Data line fault
UART control signal failure
UART THRE bit failure
UART DATA READY bit failure
UART TX/RX buffer failure
Interrupt circuit failure
COM1 set to invalid inturrupt
COM2 set to invalid
DRVR/RCVR control signal failure
UART control signal interrupt
failure
DRVR/RCVR data failure
Modem detection failure
Modem ROM, checksum failure
Tone detect failure
Modem internal test
Time-out waiting for SYNC [1]
Time-out waiting for response [1]
Data block retry limit reached [1]
Time-out waiting for SYNC [2]
Time-out waiting for response [2]
Data block retry limit reached [2]
Time-out waiting for SYNC [3]
Time-out waiting for response [3]
Data block retry limit reached [3]
Modem external termination test
Modem external TIP/RING failure
Modem external data TIP/RING fail
Modem line termination failure
Modem auto originate test
Time-out waiting for SYNC [4]
Time-out waiting for response [4]
1201-14
1201-15
1201-16
1201-17
1202-XX
1202-01
1202-02
1202-03
1202-11
1202-12
1202-13
1202-21
1202-22
1202-23
1203-XX
1203-01
1203-02
1203-03
1204-XX
1204-01
1204-02
NOTES:
[1] Local loopback mode
[2] Analog loopback originate mode
[3] Analog loopback answer mode
[4] Modem auto originate test
[5] Modem auto answer test
[6] Modem direct connect test
Message
1204-03
1204-04
1204-05
1204-06
1204-07
1204-08
1204-09
1204-10
1204-11
1205-XX
1205-01
1205-02
1205-03
1205-04
Probable Cause
Data block retry limit reached [4]
RX exceeded carrier lost limit
TX exceeded carrier lost limit
Time-out waiting for dial tone
Dial number string too long
Modem time-out waiting for remote response
Modem exceeded maximum redial limit
Line quality prevented remote response
Modem time-out waiting for remote connection
Modem auto answer test
Time-out waiting for SYNC [5]
Time-out waiting for response [5]
Data block retry limit reached [5]
RX exceeded carrier lost limit
1205-05
1205-06
1205-07
1205-08
1205-09
1205-10
1205-11
1206-XX
1206-17
1210-XX
1210-01
1210-02
1210-03
1210-04
1210-05
1210-06
1210-07
1210-08
1210-09
1210-10
1210-11
TX exceeded carrier lost limit
Time-out waiting for dial tone
Dial number string too long
Modem time-out waiting for remote response
Modem exceeded maximum redial limit
Line quality prevented remote response
Modem time-out waiting for remote connection
Dial multi-frequency tone test
Tone detection failure
Modem direct connect test
Time-out waiting for SYNC [6]
Time-out waiting for response [6]
Data block retry limit reached [6]
RX exceeded carrier lost limit
TX exceeded carrier lost limit
Time-out waiting for dial tone
Dial number string too long
Modem time-out waiting for remote response
Modem exceeded maximum redial limit
Line quality prevented remote response
Modem time-out waiting for remote connection
hp/Compaq Personal Computers
Changed – April 2003
A-7
Appendix A Error Messages and Codes
A.12 SYSTEM STATUS ERROR MESSAGES (16xx-xx)
Table A–11. System Status Error Messages
Table A-11.
System Status Error Messages
Message
1601-xx
1611-xx
Probable Cause
Temperature violation
Fan failure
A.13 HARD DRIVE ERROR MESSAGES (17xx-xx)
Table A–12. Hard Drive Error Messages
Table A-12.
Hard Drive Error Messages
Message Probable Cause
Message
Probable Cause
17xx-01
Exceeded max. soft error limit
17xx-51
Failed I/O read test
17xx-02
Exceeded max. Hard error limit
17xx-52
Failed file I/O compare test
17xx-03
Previously exceeded max. soft error limit
17xx-53
Failed drive/head register test
17xx-04
Previously exceeded max.hard error limit
17xx-54
Failed digital input register test
17xx-05
Failed to reset controller
17xx-55
Cylinder 1 error
17xx-06
Fatal error while reading
17xx-56
Failed controller RAM diagnostics
17xx-07
Fatal error while writing
17xx-57
Failed controller-to-drive diagnostics
17xx-08
Failed compare of R/W buffers
17xx-58
Failed to write sector buffer
17xx-09
Failed to format a track
17xx-59
Failed to read sector buffer
17xx-10
Failed diskette sector wrap during read
17xx-60
Failed uncorrectable ECC error
17xx-19
Cntlr. failed to deallocate bad sectors
17xx-62
Failed correctable ECC error
17xx-40
Cylinder 0 error
17xx-63
Failed soft error rate
17xx-41
Drive not ready
17xx-65
Exceeded max. bad sectors per track
17xx-42
Failed to recalibrate drive
17xx-66
Failed to initialize drive parameter
17xx-43
Failed to format a bad track
17xx-67
Failed to write long
17xx-44
Failed controller diagnostics
17xx-68
Failed to read long
17xx-45
Failed to get drive parameters from ROM
17xx-69
Failed to read drive size
17xx-46
Invalid drive parameters from ROM
17xx-70
Failed translate mode
17xx-47
Failed to park heads
17xx-71
Failed non-translate mode
17xx-48
Failed to move hard drive table to RAM
17xx-72
Bad track limit exceeded
17xx-49
Failed to read media in file write test
17xx-73
Previously exceeded bad track limit
17xx-50
Failed I/O write test
--NOTE:
xx = 00, Hard drive ID test
xx = 19, Hard drive power mode test
xx = 01, Hard drive format test
xx = 20, SMART drive detects imminent failure
xx = 02, Hard drive read test
xx = 21, SCSI hard drive imminent failure
xx = 03, Hard drive read/write compare test
xx = 24, Net work preparation test
xx = 04, Hard drive random seek test
xx = 36, Drive monitoring test
xx = 05, Hard drive controller test
xx = 71, Pri. IDE controller address conflict
xx = 06, Hard drive ready test
xx = 72, Sec. IDE controller address conflict
xx = 07, Hard drive recalibrate test
xx = 80, Disk 0 failure
xx = 08, Hard drive format bad track test
xx = 81, Disk 1 failure
xx = 09, Hard drive reset controller test
xx = 82, Pri. IDE controller failure
xx = 10, Hard drive park head test
xx = 90, Disk 0 failure
xx = 14, Hard drive file write test
xx = 91, Disk 1 failure
xx = 15, Hard drive head select test
xx = 92, Se. controller failure
xx = 16, Hard drive conditional format test
xx = 93, Sec. Controller or disk failure
xx = 17, Hard drive ECC test
xx = 99, Invalid hard drive type
A-8
hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
A.14 HARD DRIVE ERROR MESSAGES (19xx-xx)
Table A–13. Hard Drive Error Messages
Table A-13.
Hard Drive Error Messages
Message Probable Cause
19xx-01
Drive not installed
19xx-02
Cartridge not installed
19xx-03
Tape motion error
19xx-04
Drive busy erro
19xx-05
Track seek error
19xx-06
Tape write-protect error
19xx-07
Tape already Servo Written
19xx-08
Unable to Servo Write
19xx-09
Unable to format
19xx-10
Format mode error
19xx-11
Drive recalibration error
19xx-12
Tape not Servo Written
19xx-13
Tape not formatted
19xx-14
Drive time-out error
19xx-15
Sensor error flag
19xx-16
Block locate (block ID) error
19xx-17
Soft error limit exceeded
19xx-18
Hard error limit exceeded
19xx-19
Write (probably ID ) error
19xx-20
NEC fatal error
1900-xx = Tape ID test failed
1901-xx = Tape servo write failed
1902-xx = Tape format failed
1903-xx = Tape drive sensor test failed
Message
Probable Cause
19xx-21
Got servo pulses second time but not first
19xx-22
Never got to EOT after servo check
19xx-23
Change line unset
19xx-24
Write-protect error
19xx-25
Unable to erase cartridge
19xx-26
Cannot identify drive
19xx-27
Drive not compatible with controller
19xx-28
Format gap error
19xx-30
Exception bit not set
19xx-31
Unexpected drive status
19xx-32
Device fault
19xx-33
Illegal command
19xx-34
No data detected
19xx-35
Power-on reset occurred
19xx-36
Failed to set FLEX format mode
19xx-37
Failed to reset FLEX format mode
19xx-38
Data mismatch on directory track
19xx-39
Data mismatch on track 0
19xx-40
Failed self-test
19xx-91
Power lost during test
1904-xx = Tape BOT/EOT test failed
1905-xx = Tape read test failed
1906-xx = Tape R/W compare test failed
1907-xx = Tape write-protect failed
A.15 VIDEO (GRAPHICS) ERROR MESSAGES (24xx-xx)
Table A–14. Video (Graphics) Error Messages
Table A-14.
Video (Graphics) Error Messages
Message
2402-01
2403-01
2404-01
2405-01
2406-01
2407-01
2408-01
2409-01
2410-01
2411-01
2412-01
2414-01
2416-01
2417-01
2417-02
2417-03
2417-04
2418-01
Probable Cause
Video memory test failed
Video attribute test failed
Video character set test failed
80x25 mode, 9x14 cell test failed
80x25 mode, 8x8 cell test failed
40x25 mode test failed
320x200 mode color set 0 test failed
320x200 mode color set 1 test failed
640x200 mode test failed
Screen memory page test failed
Gray scale test failed
White screen test failed
Noise pattern test failed
Lightpen text test failed, no response
Lightpen text test failed, invalid response
Lightpen graphics test failed, no resp.
Lightpen graphics tst failed, invalid resp.
EGA memory test failed
Message
2418-02
2419-01
2420-01
2421-01
2422-01
2423-01
2424-01
2425-01
2431-01
2432-01
2448-01
2451-01
2456-01
2458-xx
2468-xx
2477-xx
2478-xx
2480-xx
Probable Cause
EGA shadow RAM test failed
EGA ROM checksum test failed
EGA attribute test failed
640x200 mode test failed
640x350 16-color set test failed
640x350 64-color set test failed
EGA Mono. text mode test failed
EGA Mono. graphics mode test failed
640x480 graphics mode test failed
320x200 256-color set test failed
Advanced VGA controller test failed
132-column AVGA test failed
AVGA 256-color test failed
AVGA BitBLT test failed
AVGA DAC test failed
AVGA data path test failed
AVGA BitBLT test failed
AVGA linedraw test failed
hp/Compaq Personal Computers
Changed – April 2003
A-9
Appendix A Error Messages and Codes
A.16 AUDIO ERROR MESSAGES (3206-xx)
Table A–15. Audio Error Messages
Table A-15.
Audio Error Message
Message
3206-xx
Probable Cause
Audio subsystem internal error
A.17 DVD/CD-ROM ERROR MESSAGES (33xx-xx)
Table A–16. DVD/CD-ROM Drive Error Messages
Table A-16.
DVD/CD-ROM Drive Error Messages
Message
Probable Cause
3301-xx
Drive test failed
3305-xx
Seek test failed
See Table A-18 for additional messages.
A.18 NETWORK INTERFACE ERROR MESSAGES (60xx-xx)
Table A–17. Network Interface Error Messages
Table A-17.
Network Interface Error Messages
Message
6000-xx
6014-xx
6016-xx
6028-xx
6029-xx
Probable Cause
Pointing device interface error
Ethernet configuration test failed
Ethernet reset test failed
Ethernet int. loopback test failed
Ethernet ext. loopback test failed
Message
6054-xx
6056-xx
6068-xx
6069-xx
6089-xx
A-10 hp/Compaq Personal Computers
Changed - April 2003
Probable Cause
Token ring configuration test failed
Token ring reset test failed
Token ring int. loopback test failed
Token ring ext. loopback test failed
Token ring open
Technical Reference Guide
A.19 SCSI INTERFACE ERROR MESSAGES (65xx-xx, 66xx-xx, 67xx-xx)
Table A–18. SCSI Interface Error Messages
Table A-18.
SCSI Interface Error Messages
Message Probable Cause
Message
6nyy-02
Drive not installed
6nyy-33
6nyy-03
Media not installed
6nyy-34
6nyy-05
Seek failure
6nyy-35
6nyy-06
Drive timed out
6nyy-36
6nyy-07
Drive busy
6nyy-39
6nyy-08
Drive already reserved
6nyy-40
6nyy-09
Reserved
6nyy-41
6nyy-10
Reserved
6nyy-42
6nyy-11
Media soft error
6nyy-43
6nyy-12
Drive not ready
6nyy-44
6nyy-13
Media error
6nyy-50
6nyy-14
Drive hardware error
6nyy-51
6nyy-15
Illegal drive command
6nyy-52
6nyy-16
Media was changed
6nyy-53
6nyy-17
Tape write-protected
6nyy-54
6nyy-18
No data detected
6nyy-60
6nyy-21
Drive command aborted
6nyy-61
6nyy-24
Media hard error
6nyy-65
6nyy-25
Reserved
6nyy-90
6nyy-30
Controller timed out
6nyy-91
6nyy-31
Unrecoverable error
6nyy-92
6nyy-32
Controller/drive not connected
6nyy-99
n = 5, Hard drive
yy = 00, ID
= 6, CD-ROM drive
= 03, Power check
= 7, Tape drive.
= 05, Read
= 06, SA/Media
= 08, Controller
= 23, Random read
= 28, Media load/unload
Probable Cause
Illegal controller command
Invalid SCSI bus phase
Invalid SCSI bus phase
Invalid SCSI bus phase
Error status from drive
Drive timed out
SSI bus stayed busy
ACK/REQ lines bad
ACK did not deassert
Parity error
Data pins bad
Data line 7 bad
MSG, C/D, or I/O lines bad
BSY never went busy
BSY stayed busy
Controller CONFIG-1 register fault
Controller CONFIG-2 register fault
Media not unloaded
Fan failure
Over temperature condition
Side panel not installed
Autoloader reported tape not loaded properly
A.20 POINTING DEVICE INTERFACE ERROR MESSAGES (8601-xx)
Table A–19. Pointing Device Interface Error Messages
Table A-19.
Pointing Device Interface Error Messages
Message
8601-01
8601-02
8601-03
8601-04
8601-05
8601-06
Probable Cause
Mouse ID fails
Left mouse button is inoperative
Left mouse button is stuck closed
Right mouse button is inoperative
Right mouse button is stuck closed
Left block not selected
Message
8601-07
8601-08
8601-09
8601-10
8602-xx
--
Probable Cause
Right block not selected
Timeout occurred
Mouse loopback test failed
Pointing device is inoperative
I/F test failed
--
hp/Compaq Personal Computers A-11
Changed – April 2003
Appendix A Error Messages and Codes
This page is intentionally blank.
A-12 hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
Appendix B
ASCII CHARACTER SET
B. Appendix B ASCII CHARACTER SET
B.1
INTRODUCTION
This appendix lists, in Table B-1, the 256-character ASCII code set including the decimal and
hexadecimal values. All ASCII symbols may be called while in DOS or using standard text-mode
editors by using the combination keystroke of holding the Alt key and using the Numeric Keypad
to enter the decimal value of the symbol. The extended ASCII characters (decimals 128-255) can
only be called using the Alt + Numeric Keypad keys.
NOTE: Regarding keystrokes, refer to notes at the end of the table. Applications may interpret
multiple keystroke accesses differently or ignore them completely.
Table B-1. ASCII Character Set
Table B-1.
ASCII Character Set
Dec
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Hex
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
Symbol
Blank
♥
♦
♣
♠
●
❍
4
3
↕
!!
¶
§
0
↕
↑
↓
→
←
↔
▲
▼
Dec
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
Hex
20
21
22
23
24
25
26
27
28
29
2A
2B
2C
2D
2E
2F
30
31
32
33
34
35
36
37
38
39
3A
3B
3C
3D
3E
3F
Symbol
Space
!
“
#
$
%
&
‘
(
)
*
+
`
.
/
0
1
2
3
4
5
6
7
8
9
:
;
<
=
>
?
Dec
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
Hex
40
41
42
43
44
45
46
47
48
49
4A
4B
4C
4D
4E
4F
50
51
52
53
54
55
56
57
58
59
5A
5B
5C
5D
5E
5F
Symbol
@
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
\
]
^
_
Dec
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
Hex
60
61
62
63
64
65
66
67
68
69
6A
6B
6C
6D
6E
6F
70
71
72
73
74
75
76
77
78
79
7A
7B
7C
7D
7E
7F
Symbol
‘
a
b
c
d
e
f
g
h
I
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
[1]
Continued
hp/Compaq Personal Computers
Changed - April 2003
B-1
Appendix B ASCII Character Set
Table B-1. ASCII Code Set (Continued)
Dec
Hex
Symbol
Dec
Hex
Symbol
Dec
Hex Symbol
Dec
Hex
Symbol
Ç
á
└
α
128
80
160
A0
192
C0
224
E0
ü
í
┴
ß
129
81
161
A1
193
C1
225
E1
é
ó
┬
Γ
130
82
162
A2
194
C2
226
E2
â
ú
├
π
131
83
163
A3
195
C3
227
E3
ä
ñ
─
Σ
132
84
164
A4
196
C4
228
E4
à
Ñ
┼
σ
133
85
165
A5
197
C5
229
E5
å
ª
╞
µ
134
86
166
A6
198
C6
230
E6
ç
º
╟
τ
135
87
167
A7
199
C7
231
E7
ê
¿
╚
Φ
136
88
168
A8
200
C8
232
E8
ë
⌐
╔
Θ
137
89
169
A9
201
C9
233
E9
è
¬
╩
Ω
138
8A
170
AA
202
CA
234
EA
ï
½
╦
δ
139
8B
171
AB
203
CB
235
EB
î
¼
╠
∞
140
8C
172
AC
204
CC
236
EC
ì
¡
═
φ
141
8D
173
AD
205
CD
237
ED
Ä
«
╬
ε
142
8E
174
AE
206
CE
238
EE
Å
»
╧
∩
143
8F
175
AF
207
CF
239
EF
É
░
╨
≡
144
90
176
B0
208
D0
240
F0
æ
▒
╤
±
145
91
177
B1
209
D1
241
F1
Æ
▓
╥
≥
146
92
178
B2
210
D2
242
F2
ô
│
╙
≤
147
93
179
B3
211
D3
243
F3
ö
┤
╘
⌠
148
94
180
B4
212
D4
244
F4
ò
╡
╒
⌡
149
95
181
B5
213
D5
245
F5
û
╢
╓
÷
150
96
182
B6
214
D6
246
F6
ù
╖
╫
≈
151
97
183
B7
215
D7
247
F7
ÿ
╕
╪
°
152
98
184
B8
216
D8
248
F8
Ö
╣
┘
·
153
99
185
B9
217
D9
249
F9
Ü
║
┌
·
154
9A
186
BA
218
DA
250
FA
¢
╗
█
√
155
9B
187
BB
219
DB
251
FB
£
╝
▄
ⁿ
156
9C
188
BC
220
DC
252
FC
¥
╜
▌
²
157
9D
189
BD
221
DD
253
FD
₧
╛
▐
■
158
9E
190
BE
222
DE
254
FE
ƒ
┐
▀
159
9F
191
BF
223
DF
255
FF
Blank
NOTES:
[1] Symbol not displayed.
Keystroke Guide:
Dec #
Keystroke(s)
0
Ctrl 2
1-26
Ctrl A thru Z respectively
27
Ctrl [
28
Ctrl
29
Ctrl ]
30
Ctrl 6
31
Ctrl 32
Space Bar
33-43
Shift and key w/corresponding symbol
44-47
Key w/corresponding symbol
48-57
Key w/corresponding symbol, numerical keypad w/Num Lock active
58
Shift and key w/corresponding symbol
59
Key w/corresponding symbol
60
Shift and key w/corresponding symbol
61
Key w/corresponding symbol
62-64
Shift and key w/corresponding symbol
65-90
Shift and key w/corresponding symbol or key w/corresponding symbol and
Caps Lock active
91-93
Key w/corresponding symbol
94, 95
Shift and key w/corresponding symbol
96
Key w/corresponding symbol
97-126 Key w/corresponding symbol or Shift and key w/corresponding symbol
and Caps Lock active
127
Ctrl 128-255 Alt and decimal digit(s) of desired character
B-2 hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
Appendix C
KEYBOARD
C. Appendix C KEYBOARD
C.1
INTRODUCTION
This appendix describes the HP/Compaq keyboard that is included as standard with the system
unit. The keyboard complies with the industry-standard classification of an “enhanced keyboard”
and includes a separate cursor control key cluster, twelve “function” keys, and enhanced
programmability for additional functions.
This appendix covers the following keyboard types:
♦
Standard enhanced keyboard.
♦
Space-Saver Windows-version keyboard featuring additional keys for specific support of the
Windows operating system.
♦
Easy Access keyboard with additional buttons for internet accessibility functions.
Only one type of keyboard is supplied with each system. Other types may be available as an
option.
NOTE: This appendix discusses only the keyboard unit. The keyboard interface is a
function of the system unit and is discussed in Chapter 5, Input/Output Interfaces.
Topics covered in this appendix include the following:
♦
♦
Keystroke processing (C.2)
Connectors (C.3)
page C-2
page C-16
hp/Compaq Personal Computers
Changed –- April 2003
C-1
Appendix C Keyboard
C.2
KEYSTROKE PROCESSING
A functional block diagram of the keystroke processing elements is shown in Figure C-1. Power
(+5 VDC) is obtained from the system through the PS/2-type interface. The keyboard uses a
Z86C14 (or equivalent) microprocessor. The Z86C14 scans the key matrix drivers every 10 ms for
pressed keys while at the same time monitoring communications with the keyboard interface of
the system unit. When a key is pressed, a Make code is generated. A Break code is generated
when the key is released. The Make and Break codes are collectively referred to as scan codes. All
keys generate Make and Break codes with the exception of the Pause key, which generates a
Make code only.
Num
Lock
Keyswitch
Matrix
Caps
Lock
Matrix
Drivers
Matrix
Receivers
Keyboard
Processor
Scroll
Lock
Data/
CLK
Keyboard
Interface
(System Unit)
Figure C–1. Keystroke Processing Elements, Block Diagram
When the system is turned on, the keyboard processor generates a Power-On Reset (POR) signal
after a period of 150 ms to 2 seconds. The keyboard undergoes a Basic Assurance Test (BAT)
that checks for shorted keys and basic operation of the keyboard processor. The BAT takes from
300 to 500 ms to complete.
If the keyboard fails the BAT, an error code is sent to the CPU and the keyboard is disabled until
an input command is received. After successful completion of the POR and BAT, a completion
code (AAh) is sent to the CPU and the scanning process begins.
The keyboard processor includes a 16-byte FIFO buffer for holding scan codes until the system is
ready to receive them. Response and typematic codes are not buffered. If the buffer is full (16
bytes held) a 17th byte of a successive scan code results in an overrun condition and the overrun
code replaces the scan code byte and any additional scan code data (and the respective key
strokes) are lost. Multi-byte sequences must fit entirely into the buffer before the respective
keystroke can be registered.
C-2
hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
C.2.1 PS/2-TYPE KEYBOARD TRANSMISSIONS
The PS/2-type keyboard sends two main types of data to the system; commands (or responses to
system commands) and keystroke scan codes. Before the keyboard sends data to the system
(specifically, to the 8042-type logic within the system), the keyboard verifies the clock and data
lines to the system. If the clock signal is low (0), the keyboard recognizes the inhibited state and
loads the data into a buffer. Once the inhibited state is removed, the data is sent to the system.
Keyboard-to-system transfers (in the default mode) consist of 11 bits as shown in Figure C-2.
Tcy
Tcl
Tch
Clock
Th-b-t
(LSb)
Data
Start
Bit
Data
0
(MSb)
Data
1
Parameter
Tcy (clock cycle)
Tcl (clock low)
Tch (clock high)
Th-b-t (high-before-transmit)
Data
2
Data
3
Data
4
Minimum
60 us
30 us
30 us
--
Data
5
Data
6
Nominal
-41 us
-20 us
Data
7
Stop
Bit
Parity
Bit
Maximum
80 us
50 us
40 us
--
Figure C–2. PS/2 Keyboard-To-System Transmission, Timing Diagram
The system can halt keyboard transmission by setting the clock signal low. The keyboard checks
the clock line every 60 µs to verify the state of the signal. If a low is detected, the keyboard will
finish the current transmission if the rising edge of the clock pulse for the parity bit has not
occurred. The system uses the same timing relationships during reads (typically with slightly
reduced time periods).
The enhanced keyboard has three operating modes:
♦
♦
♦
Mode 1 - PC-XT compatible
Mode 2 - PC-AT compatible (default)
Mode 3 - Select mode (keys are programmable as to make-only, break-only, typematic)
Modes can be selected by the user or set by the system. Mode 2 is the default mode. Each mode
produces a different set of scan codes. When a key is pressed, the keyboard processor sends that
key’s make code to the 8042 logic of the system unit. The When the key is released, a release
code is transmitted as well (except for the Pause key, which produces only a make code). The
8042-type logic of the system unit responds to scan code reception by asserting IRQ1, which is
processed by the interrupt logic and serviced by the CPU with an interrupt service routine. The
service routine takes the appropriate action based on which key was pressed.
hp/Compaq Personal Computers
Changed –- April 2003
C-3
Appendix C Keyboard
C.2.2 USB-TYPE KEYBOARD TRANSMISSIONS
The USB-type keyboard sends essentially the same information to the system that the PS/2
keyboard does except that the data receives additional NRZI encoding and formatting (prior to
leaving the keyboard) to comply with the USB I/F specification (discussed in chapter 5 of this
guide).
Packets received at the system’s USB I/F and decoded as originating from the keyboard result in
an SMI being generated. An SMI handler routine is invoked that decodes the data and transfers
the information to the 8042 keyboard controller where normal (legacy) keyboard processing takes
place.
C-4
hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
C.2.3 KEYBOARD LAYOUTS
Figures C-3 through C-8 show the key layouts for keyboards shipped with Compaq systems.
Actual styling details including location of the Compaq logo as well as the numbers lock, caps
lock, and scroll lock LEDs may vary.
C.2.3.1
Standard Enhanced Keyboards
1
18
17
2
3
4
5
19
20
21
22
41
40
39
59
61
60
75
92
93
47
46
27
68
83
82
10
11
28
29
50
48 49
67
66
81
80
9
26
25
65
64
79
78
45
44
8
7
24
23
63
62
77
76
43
42
6
30
51
14
15
16
32
33
34
35
36
37
52
53
54
55
56
57
72
73
74
88
89
90
71
87
86
85
94
13
31
70
69
84
12
96
95
100
38
58
91
97
98
99
14
15
16
32
33
34
35
36
37
52
53
54
55
56
57
72
73
74
88
89
90
101
Figure C–3. U.S. English (101-Key) Keyboard Key Positions
1
17
39
59
75
92
18
2
3
4
5
19
20
21
22
40
41
61
60
104 76
43
42
77
93
62
78
6
24
23
45
44
63
79
64
80
8
7
47
46
81
94
26
25
65
9
27
82
11
28
29
50
48 49
67
66
10
83
68
84
69
12
13
31
51
70 103
85
95
71
87
86
96
97
98
99
100
38
58
91
101
Figure C–4. National (102-Key) Keyboard Key Positions
hp/Compaq Personal Computers
Changed –- April 2003
C-5
Appendix C Keyboard
C.2.3.2
Windows Enhanced Keyboards
1
18
17
2
3
4
5
19
20
21
22
41
40
39
59
75
92
61
60
93
110
47
46
27
68
83
82
10
11
28
29
50
48 49
67
66
81
80
9
26
25
65
64
79
78
24
45
44
8
7
23
63
62
77
76
43
42
6
94
95
13
31
30
51
14
15
16
32
33
34
35
36
37
52
53
54
55
56
57
72
73
74
88
89
90
71
70
69
84
12
87
86
85
96
111 112
97
98
99
100
38
58
91
101
Figure C–5. U.S. English Windows (101W-Key) Keyboard Key Positions
1
17
39
18
2
3
4
5
19
20
21
22
40
41
43
42
6
24
23
45
44
8
7
9
26
25
47
46
27
10
11
28
29
50
48 49
12
13
31
51
14
15
16
32
33
34
35
36
37
52
53
54
55
56
57
72
73
74
88
89
90
71
59
75
92
60
104 76
110
61
77
93
62
78
63
79
65
64
80
81
94
66
82
67
83
68
84
95
69
70 103
85
111 112
87
86
96
97
98
Figure C–6. National Windows (102W-Key) Keyboard Key Positions
C-6
hp/Compaq Personal Computers
Changed - April 2003
99
100
38
58
91
101
Technical Reference Guide
C.2.3.3
Easy Access Keyboards
The Easy Access keyboard is a Windows Enhanced-type keyboard that includes special buttons
allowing quick internet navigation. Depending on system, either a 7-button or an 8-button layout
may be supplied.
The 7-button Easy Access Keyboard uses the layout shown in Figure C-7 and is available with
either a legacy PS/2-type connection or a Universal Serial Bus (USB) type connection.
Btn 1
Btn 2
Btn 3
Btn 4
Btn 5 Btn 6 Btn 7
NOTE:
Main key positions same as Windows Enhanced (Figures C-5 or C-6).
Figure C–7. 7-Button Easy Access Keyboard Layout
The 8-button Easy Access Keyboard uses the layout shown in Figure C-8 and uses the PS/2-type
connection.
Btn 1
Btn 2
Btn 3
Btn 4
Btn 5 Btn 6 Btn 7
Btn 8
NOTE:
Main key positions same as Windows Enhanced (Figures C-5 or C-6).
Figure C–8. 8-Button Easy Access Keyboard Layout
hp/Compaq Personal Computers
Changed –- April 2003
C-7
Appendix C Keyboard
C.2.4 KEYS
All keys generate a Make code (when pressed) and a Break code (when released) with the
exception of the Pause key (pos. 16), which produces a Make code only. All keys with the
exception of the Pause and Easy Access keys are also typematic, although the typematic action
of the Shift, Ctrl, Alt, Num Lock, Scroll Lock, Caps Lock, and Ins keys is suppressed by the
BIOS. Typematic keys, when held down longer than 500 ms, send the Make code repetitively at a
10-12 Hz rate until the key is released. If more than one key is held down, the last key pressed
will be typematic.
C.2.4.1
Special Single-Keystroke Functions
The following keys provide the intended function in most applications and environments.
Caps Lock - The Caps Lock key (pos. 59), when pressed and released, invokes a BIOS
routine that turns on the caps lock LED and shifts into upper case key positions 40-49, 60-68,
and 76-82. When pressed and released again, these keys revert to the lower case state and the
LED is turned off. Use of the Shift key will reverse which state these keys are in based on the
Caps Lock key.
Num Lock - The Num Lock key (pos. 32), when pressed and released, invokes a BIOS routine
that turns on the num lock LED and shifts into upper case key positions 55-57, 72-74, 88-90,
100, and 101. When pressed and released again, these keys revert to the lower case state and the
LED is turned off.
The following keys provide special functions that require specific support by the application.
Print Scrn - The Print Scrn (pos. 14) key can, when pressed, generate an interrupt that initiates
a print routine. This function may be inhibited by the application.
Scroll Lock - The Scroll Lock key (pos. 15) when pressed and released, invokes a BIOS
routine that turns on the scroll lock LED and inhibits movement of the cursor. When pressed and
released again, the LED is turned off and the function is removed. This keystroke is always
serviced by the BIOS (as indicated by the LED) but may be inhibited or ignored by the
application.
Pause - The Pause (pos. 16) key, when pressed, can be used to cause the keyboard interrupt to
loop, i.e., wait for another key to be pressed. This can be used to momentarily suspend an
operation. The key that is pressed to resume operation is discarded. This function may be ignored
by the application.
The Esc, Fn (function), Insert, Home, Page Up/Down, Delete, and End keys operate at the
discretion of the application software.
C-8
hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
C.2.4.2
Multi-Keystroke Functions
Shift - The Shift key (pos. 75/86), when held down, produces a shift state (upper case) for keys in
positions 17-29, 30, 39-51, 60-70, and 76-85 as long as the Caps Lock key (pos. 59) is toggled
off. If the Caps Lock key is toggled on, then a held Shift key produces the lower (normal) case
for the identified pressed keys. The Shift key also reverses the Num Lock state of key positions
55-57, 72, 74, 88-90, 100, and 101.
Ctrl - The Ctrl keys (pos. 92/96) can be used in conjunction with keys in positions 1-13, 16, 1734, 39-54, 60-71, and 76-84. The application determines the actual function. Both Ctrl key
positions provide identical functionality. The pressed combination of Ctrl and Break (pos. 16)
results in the generation of BIOS function INT 1Bh. This software interrupt provides a method of
exiting an application and generally halts execution of the current program.
Alt - The Alt keys (pos. 93/95) can be used in conjunction with the same keys available for use
with the Ctrl keys with the exception that position 14 (SysRq) is available instead of position 16
(Break). The Alt key can also be used in conjunction with the numeric keypad keys (pos. 55-57,
72-74, and 88-90) to enter the decimal value of an ASCII character code from 1-255. The
application determines the actual function of the keystrokes. Both Alt key positions provide
identical functionality. The combination keystroke of Alt and SysRq results in software interrupt
15h, AX=8500h being executed. It is up to the application to use or not use this BIOS function.
The Ctrl and Alt keys can be used together in conjunction with keys in positions 1-13, 17-34, 3954, 60-71, and 76-84. The Ctrl and Alt key positions used and the sequence in which they are
pressed make no difference as long as they are held down at the time the third key is pressed. The
Ctrl, Alt, and Delete keystroke combination (required twice if in the Windows environment)
initiates a system reset (warm boot) that is handled by the BIOS.
C.2.4.3
Windows Keystrokes
Windows-enhanced keyboards include three additional key positions. Key positions 110 and 111
(marked with the Windows logo
) have the same functionality and are used by themselves or
in combination with other keys to perform specific “hot-key” type functions for the Windows
operating system. The defined functions of the Windows logo keys are listed as follows:
Keystroke
Window Logo
Window Logo + F1
Window Logo + TAB
Window Logo + E
Window Logo + F
Window Logo + CTRL + F
Window Logo + M
Shift + Window Logo + M
Window Logo + R
Window Logo + PAUSE
Window Logo + 0-9
Function
Open Start menu
Display pop-up menu for the selected object
Activate next task bar button
Explore my computer
Find document
Find computer
Minimize all
Undo minimize all
Display Run dialog box
Perform system function
Reserved for OEM use (see following text)
The combination keystroke of the Window Logo + 1-0 keys are reserved for OEM use for
auxiliary functions (speaker volume, monitor brightness, password, etc.).
Key position 112 (marked with an application window icon
other keys for invoking Windows application functions.
) is used in combination with
hp/Compaq Personal Computers
Changed –- April 2003
C-9
Appendix C Keyboard
C.2.4.4
Easy Access Keystrokes
The Easy Access keyboards (Figures C-7 and C-8) include additional keys (also referred to as
buttons) used to streamline internet access and navigation.
These buttons, which can be re-programmed to provide other functions, have the default
functionality described below:
7-Button Easy Access Keyboard:
Button #
1
2
3
4
5
6
7
Description
Check email
Go to community
Extra web site
Go to favorite web site
Internet search
Instant answer
E-commerce
Default Function
Email
Emoney
Compaq web site
AltaVista web site
Search
Travel expenses
Shopping
8-Button Easy Access Keyboard:
Button #
1
2
3
4
5
6
7
8
Description
Go to favorite web site
Go to AltaVista
Search
Check Email
Business Community
Market Monitor
Meeting Center
News/PC Lock
Default Function
Customer web site of choice
AltaVista web site
AltaVista search engine
Launches user Email
Industry specification info
Launches Bloomberg market monitor
Links to user’s project center
News retrieval service
All buttons may be re-programmed by the user through the Easy Access utility.
C-10 hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
C.2.5 KEYBOARD COMMANDS
Table C-1 lists the commands that the keyboard can send to the system (specifically, to the 8042type logic).
Table C–1. Keyboard-to-System Commands
Table C-1.
Keyboard-to-System Commands
Command
Key Detection Error/Over/run
BAT Completion
BAT Failure
Echo
Acknowledge (ACK)
Resend
Keyboard ID
Value
00h [1]
FFh [2]
AAh
FCh
EEh
FAh
FEh
83ABh
Description
Indicates to the system that a switch closure couldn’t be
identified.
Indicates to the system that the BAT has been successful.
Indicates failure of the BAT by the keyboard.
Indicates that the Echo command was received by the
keyboard.
Issued by the keyboard as a response to valid system
inputs (except the Echo and Resend commands).
Issued by the keyboard following an invalid input.
Upon receipt of the Read ID command from the system,
the keyboard issues the ACK command followed by the
two IDS bytes.
Note:
[1] Modes 2 and 3.
[2] Mode 1 only.
C.2.6 SCAN CODES
The scan codes generated by the keyboard processor are determined by the mode the keyboard is
operating in.
♦
Mode 1:
In Mode 1 operation, the keyboard generates scan codes compatible with 8088/8086-based systems. To enter Mode 1, the scan code translation function of the keyboard
controller must be disabled. Since translation is not performed, the scan codes generated in
Mode 1 are identical to the codes required by BIOS. Mode 1 is initiated by sending command
F0h with the 01h option byte. Applications can obtain system codes and status information by
using BIOS function INT 16h with AH=00h, 01h, and 02h.
♦
Mode 2:
Mode 2 is the default mode for keyboard operation. In this mode, the 8042 logic
translates the make codes from the keyboard processor into the codes required by the BIOS.
This mode was made necessary with the development of the Enhanced III keyboard, which
includes additional functions over earlier standard keyboards. Applications should use BIOS
function INT 16h, with AH=10h, 11h, and 12h for obtaining codes and status data. In Mode
2, the keyboard generates the Break code, a two-byte sequence that consists of a Make code
immediately preceded by F0h (i.e., Break code for 0Eh is “F0h 0Eh”).
♦
Mode 3:
Mode 3 generates a different scan code set from Modes 1 and 2. Code
translation must be disabled since translation for this mode cannot be done.
hp/Compaq Personal Computers
Changed –- April 2003
C-11
Appendix C Keyboard
Table C–2. Keyboard Scan Codes
Table C-2.
Keyboard Scan Codes
Key
Pos.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Legend
Esc
F1
F2
F3
F4
F5
F6
F7
F8
F9
F10
F11
F12
Print Scrn
15
16
Scroll Lock
Pause
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
`
1
2
3
4
5
6
7
8
9
0
=
\
Backspace
Insert
33
Home
34
Page Up
35
36
Num Lock
/
37
38
39
40
*
Tab
Q
Make / Break Codes (Hex)
Mode 1
Mode 2
01/81
76/F0 76
3B/BB
05/F0 05
3C/BC
06/F0 06
3D/BD
04/F0 04
3E/BE
0C/F0 0C
3F/BF
03/F0 03
40/C0
0B/F0 0B
41/C1
83/F0 83
42/C2
0A/F0 0A
43/C3
01/FO 01
44/C4
09/F0 09
57/D7
78/F0 78
58/D8
07/F0 07
E0 2A E0 7C/E0 F0 7C E0 F0 12
E0 2A E0 37/E0 B7 E0 AA
E0 7C/E0 F0 7C [1] [2]
E0 37/E0 B7 [1] [2]
84/F0 84 [3]
54/84 [3]
46/C6
7E/F0 7E
E1 1D 45 E1 9D C5/na
E1 14 77 E1 F0 14 F0 77/na
E0 46 E0 C6/na [3]
E0 7E E0 F0 7E/na [3]
29/A9
0E/F0 E0
02/82
16/F0 16
03/83
1E/F0 1E
04/84
26/F0 26
05/85
25/F0 25
06/86
2E/F0 2E
07/87
36/F0 36
08/88
3D/F0 3D
09/89
3E/F0 3E
0A/8A
46/F0 46
0B/8B
45/F0 45
0C/8C
4E/F0 4E
0D/8D
55/F0 55
2B/AB
5D/F0 5D
0E/8E
66/F0 66
E0 70/E0 F0 70
E0 52/E0 D2
E0 F0 12 E0 70/E0 F0 70 E0 12 [5]
E0 AA E0 52/E0 D2 E0 2A [4]
E0 12 E0 70/E0 F0 70 E0 F0 12 [6]
E0 2A E0 52/E0 D2 E0 AA [6]
E0 6C/E0 F0 6C
E0 47/E0 D2
E0 F0 12 E0 6C/E0 F0 6C E0 12 [5]
E0 AA E0 52/E0 D2 E0 2A [4]
E0 12 E0 6C/E0 F0 6C E0 F0 12 [6]
E0 2A E0 47/E0 C7 E0 AA [6]
E0 7D/E0 F0 7D
E0 49/E0 C7
E0 F0 12 E0 7D/E0 F0 7D E0 12 [5]
E0 AA E0 49/E0 C9 E0 2A [4]
E0 12 E0 7D/E0 F0 7D E0 F0 12 [6]
E0 2A E0 49/E0 C9 E0 AA [6]
45/C5
77/F0 77
E0 35/E0 B5
E0 4A/E0 F0 4A
E0 AA E0 35/E0 B5 E0 2A [1]
E0 F0 12 E0 4A/E0 F0 4A E0 12 [1]
37/B7
7C/F0 7C
4A/CA
7B/F0 7B
0F/8F
0D/F0 0D
10/90
15/F0 15
Mode 3
08/na
07/na
0F/na
17/na
1F/na
27/na
2F/na
37/na
3F/na
47/na
4F/na
56/na
5E/na
57/na
5F/na
62/na
0E/F0 0E
46/F0 46
1E/F0 1E
26/F0 26
25/F0 25
2E/F0 2E
36/F0 36
3D/F0 3D
3E/F0 3E
46/F0 46
45/F0 45
4E/F0 4E
55/F0 55
5C/F0 5C
66/F0 66
67/na
6E/na
6F/na
76/na
77/na
7E/na
84/na
0D/na
15/na
Continued
([x] Notes listed at end of table.)
C-12 hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
Table C-2. Keyboard Scan Codes (Continued)
Key
Pos
41
42
43
44
45
46
47
48
49
50
51
52
Legend
W
E
R
T
Y
U
I
O
P
[
]
Delete
53
End
54
Page Down
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
7
8
9
+
Caps Lock
A
S
D
F
G
H
J
K
L
;
‘
Enter
4
5
6
Shift (left)
Z
X
C
V
B
Make / Break Codes (Hex)
Mode 1
Mode 2
11/91
1D/F0 1D
12/92
24/F0 24
13/93
2D/F0 2D
14/94
2C/F0 2C
15/95
35/F0 35
16/96
3C/F0 3C
17/97
43/F0 43
18/98
44/F0 44
19/99
4D/F0 4D
1A/9A
54/F0 54
1B/9B
5B/F0 5B
E0 71/E0 F0 71
E0 53/E0 D3
E0 F0 12 E0 71/E0 F0 71 E0 12
E0 AA E0 53/E0 D3 E0 2A [4]
[5]
E0 2A E0 53/E0 D3 E0 AA [6]
E0 12 E0 71/E0 F0 71 E0 F0 12
[6]
E0 69/E0 F0 69
E0 4F/E0 CF
E0 F0 12 E0 69/E0 F0 69 E0 12
E0 AA E0 4F/E0 CF E0 2A [4]
[5]
E0 2A E0 4F/E0 CF E0 AA [6]
E0 12 E0 69/E0 F0 69 E0 F0 12
[6]
E0 7A/E0 F0 7A
E0 51/E0 D1
E0 F0 12 E0 7A/E0 F0 7A E0 12
E0 AA E0 51/E0 D1 E0 2A [4]
[5]
E0 @a E0 51/E0 D1 E0 AA [6]
E0 12 E0 7A/E0 F0 7A E0 F0 12
[6]
47/C7 [6]
6C/F0 6C [6]
48/C8 [6]
75/F0 75 [6]
49/C9 [6]
7D/F0 7D [6]
4E/CE [6]
79/F0 79 [6]
3A/BA
58/F0 58
1E/9E
1C/F0 1C
1F/9F
1B/F0 1B
20/A0
23/F0 23
21/A1
2B/F0 2B
22/A2
34/F0 34
23/A3
33/F0 33
24/A4
3B/F0 3B
25/A5
42/F0 42
26/A6
4B/F0 4B
27/A7
4C/F0 4C
28/A8
52/F0 52
1C/9C
5A/F0 5A
4B/CB [6]
6B/F0 6B [6]
4C/CC [6]
73/F0 73 [6]
4D/CD [6]
74/F0 74 [6]
2A/AA
12/F0 12
2C/AC
1A/F0 1A
2D/AD
22/F0 22
2E/AE
21/F0 21
2F/AF
2A/F0 2A
30/B0
32/F0 32
Mode 3
1D/F0 1D
24/F0 24
2D/F0 2D
2C/F0 2C
35/F0 35
3C/F0 3C
43/F0 43
44/F0 44
4D/F0 4D
54/F0 54
5B/F0 5B
64/F0 64
65/F0 65
6D/F0 6D
6C/na [6]
75/na [6]
7D/na [6]
7C/F0 7C
14/F0 14
1C/F0 1C
1B/F0 1B
23/F0 23
2B/F0 2B
34/F0 34
33/F0 33
3B/F0 3B
42/F0 42
4B/F0 4B
4C/F0 4C
52/F0 52
5A/F0 5A
6B/na [6]
73/na [6]
74/na [6]
12/F0 12
1A/F0 1A
22/F0 22
21/F0 21
2A/F0 2A
32/F0 32
Continued
([x] Notes listed at end of table.)
hp/Compaq Personal Computers
Changed –- April 2003
C-13
Appendix C Keyboard
Table C-2. Keyboard Scan Codes (Continued)
Key
Pos.
81
82
83
84
85
86
87
Legend
N
M
,
.
/
Shift (right)
88
89
90
91
1
2
3
Enter
92
93
94
95
96
97
Ctrl (left)
Alt (left)
(Space)
Alt (right)
Ctrl (right)
98
99
100
101
102
103
104
110
0
.
na
na
na
(Win95) [7]
111
(Win95) [7]
112
(Win
Apps)
[7]
Make / Break Codes (Hex)
Mode 1
Mode 2
31/B1
31/F0 31
32/B2
3A/F0 3A
33/B3
41/F0 41
34/B4
49/F0 49
35/B5
4A/F0 4A
36/B6
59/F0 59
E0 75/E0 F0 75
E0 48/E0 C8
E0 F0 12 E0 75/E0 F0 75 E0 12 [5]
E0 AA E0 48/E0 C8 E0 2A [4]
E0 12 E0 75/E0 F0 75 E0 F0 12 [6]
E0 2A E0 48/E0 C8 E0 AA [6]
4F/CF [6]
69/F0 69 [6]
50/D0 [6]
72/F0 72 [6]
51/D1 [6]
7A/F0 7A [6]
E0 1C/E0 9C
E0 5A/F0 E0 5A
1D/9D
38/B8
39/B9
E0 38/E0 B8
E0 1D/E0 9D
E0 4B/E0 CB
E0 AA E0 4B/E0 CB E0 2A [4]
E0 2A E0 4B/E0 CB E0 AA [6]
E0 50/E0 D0
E0 AA E0 50/E0 D0 E0 2A [4]
E0 2A E0 50/E0 D0 E0 AA [6]
E0 4D/E0 CD
E0 AA E0 4D/E0 CD E0 2A [4]
E0 2A E0 4D/E0 CD E0 AA [6]
52/D2 [6]
53/D3 [6]
7E/FE
2B/AB
36/D6
E0 5B/E0 DB
E0 AA E0 5B/E0 DB E0 2A [4]
E0 2A E0 5B/E0 DB E0 AA [6]
E0 5C/E0 DC
E0 AA E0 5C/E0 DC E0 2A [4]
E0 2A E0 5C/E0 DC E0 AA [6]
E0 5D/E0 DD
E0 AA E0 5D/E0 DD E0 2A [4]
E0 2A E0 5D E0 DD E0 AA [6]
14/F0 14
11/F0 11
29/F0 29
E0 11/F0 E0 11
E0 14/F0 E0 14
E0 6B/Eo F0 6B
E0 F0 12 E0 6B/E0 F0 6B E0 12[5]
E0 12 E0 6B/E0 F0 6B E0 F0 12[6]
E0 72/E0 F0 72
E0 F0 12 E0 72/E0 F0 72 E0 12[5]
E0 12 E0 72/E0 F0 72 E0 F0 12[6]
E0 74/E0 F0 74
E0 F0 12 E0 74/E0 F0 74 E0 12[5]
E0 12 E0 74/E0 F0 74 E0 F0 12[6]
70/F0 70 [6]
71/F0 71 [6]
6D/F0 6D
5D/F0 5D
61/F0 61
E0 1F/E0 F0 1F
E0 F0 12 E0 1F/E0 F0 1F E0 12 [5]
E0 12 E0 1F/E0 F0 1F E0 F0 12 [6]
E0 2F/E0 F0 27
E0 F0 12 E0 27/E0 F0 27 E0 12 [5]
E0 12 E0 27/E0 F0 27 E0 F0 12 [6]
E0 2F/E0 F0 2F
E0 F0 12 E0 2F/E0 F0 2F E0 12 [5]
E0 12 E0 2F/E0 F0 2F E0 F0 12 [6
Mode 3
31/F0 31
3A/F0 3A
41/F0 41
49/F0 49
4A/F0 4A
59/F0 59
63/F0 63
69/na [6]
72/na [6]
7A/na [6]
79/F0
79[6]
11/F0 11
19/F0 19
29/F0 29
39/na
58/na
61/F0 61
60/F0 60
6A/F0 6A
70/na [6]
71/na [6]
7B/F0 7B
53/F0 53
13/F0 13
8B/F0 8B
8C/F0 8C
8D/F0 8D
Continued
([x] Notes listed at end of table.)
C-14 hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
Table C-2. Keyboard Scan Codes (Continued)
Key
Pos.
Btn 1
Btn 2
Btn 3
Btn 4
Btn 5
Btn 6
Btn 7
Btn 1
Btn 2
Btn 3
Btn 4
Btn 5
Btn 6
Btn 7
Btn 8
NOTES:
Legend
[8]
[8]
[8]
[8]
[8]
[8]
[8]
[9]
[9]
[9]
[9]
[9]
[9]
[9]
[9]
Mode 1
E0 1E/E0 9E
E0 26/E0 A6
E0 25/E0 A5
E0 23/E0 A3
E0 21/E0 A1
E0 12/E0 92
E0 32/E0 B2
E0 23/E0 A3
E0 1F/E0 9F
E0 1A/E0 9A
E0 1E/E0 9E
E0 13/E0 93
E0 14/E0 94
E0 15/E0 95
E0 1B/E0 9B
Make / Break Codes (Hex)
Mode 2
E0 1C/E0 F0 1C
E0 4B/E0 F0 4B
E0 42/E0 F0 42
E0 33/E0 F0 33
E0 2B/E0 F0 2B
E0 24/E0 F0 24
E0 3A/E0 F0 3A
E0 33/E0 F0 33
E0 1B/E0 F0 1B
E0 54/E0 F0 54
E0 1C/E0 F0 1C
E0 2D/E0 F0 2D
E0 2C/E0 F0 2C
E0 35/E0 F0 35
E0 5B/E0 F0 5B
Mode 3
95/F0 95
9C/F0 9C
9D/F0 9D
9A/F0 9A
99/F0 99
96/F0 96
97/F0 97
9A/F0 9A
80/F0 80
99/F0 99
95/F0 95
0C/F0 0C
9D/F0 9D
96/F0 96
97/F0 97
All codes assume Shift, Ctrl, and Alt keys inactive unless otherwise noted.
NA = Not applicable
[1] Shift (left) key active.
[2] Ctrl key active.
[3] Alt key active.
[4] Left Shift key active. For active right Shift key, substitute AA/2A make/break codes for B6/36
codes.
[5] Left Shift key active. For active right Shift key, substitute F0 12/12 make/break codes
for F0 59/59 codes.
[6] Num Lock key active.
[7] Windows keyboards only.
[8] 7-Button Easy Access keyboard.
[9] 8-Button Easy Access keyboard.
hp/Compaq Personal Computers
Changed –- April 2003
C-15
Appendix C Keyboard
C.3
CONNECTORS
Two types of keyboard interfaces are used in HP/Compaq systems: PS/2-type and USB-type.
System units that provide a PS/2 connector will ship with a PS/2-type keyboard but may also
support simultaneous connection of a USB keyboard. Systems that do not provide a PS/2 interface
will ship with a USB keyboard. For a detailed description of the PS/2 and USB interfaces refer to
Chapter 5 “Input/Output” of this guide. The keyboard cable connectors and their pinouts are
described in the following figures:
Pin
1
2
3
4
5
6
Function
Data
Not connected
Ground
+5 VDC
Clock
Not connected
5
6
3
4
1
2
Figure C–9. PS/2 Keyboard Cable Connector (Male)
Pin
1
2
3
4
Function
+5 VDC
Data (-)
Data (+)
Ground
4
Figure C–10. USB Keyboard Cable Connector (Male)
C-16 hp/Compaq Personal Computers
Changed - April 2003
3
2
1
Technical Reference Guide
Appendix D
COMPAQ/INTEL
NETWORK INTERFACE CONTROLLER ADAPTERS
D. Appendix D Compaq/Intel Network Interface Controller
Adapters
D.1
INTRODUCTION
This appendix describes Compaq/Intel Network Interface Controller adapters that may be
included in the standard configuration on some models and available as options for all models.
This appendix describes the following devices:
♦
♦
Compaq/Intel PRO/100+ Management Adapter (SP# 116188-001)
Compaq/Intel PRO/100 S Management Adapter (SP# 215774-001)
Each adapter card installs in a PCI slot to provide a system with network interface capability.
Unless otherwise indicated, the following information applies to both adapter cards.
Speed
LED
WOL
Connector
RJ-45
Network
Connector
825xx
NIC
Link/Activity
LED
NOTES:
PRO/100+ Management Adapter, PCA# 108897
PRO/100 S Management Adapter, PCA# 213464
Figure D-1. Intel PRO/100+ or PRO/100 S Management Adapter Card Layout
This appendix covers the following subjects:
♦
♦
♦
♦
♦
Functional description (D.2)
Power management (D.3)
Adapter programming (D.4)
Network connector (D.5)
Adapter specifications (D.6)
page D-2
page D-4
page D-5
page D-6
page D-6
hp/Compaq Personal Computers
Changed - April 2003
D-1
Appendix D Compaq/Intel Network Interface Controller Adapters
D.2
FUNCTIONAL DESCRIPTION
The Intel PRO/100+ and the PRO/100 S Management Adapters are based on the Intel 82559 and
82550 Ethernet Controllers (respectively) supported by firmware in flash ROM (see figure
below). Each adapter can operate in half- or full-duplex modes and provides auto-negotiation of
both mode and speed. Half-duplex operation features an Intel-proprietary collision reduction
mechanism while full-duplex operation follows the IEEE 802.3x flow control specification.
Transmit and receive FIFOs of three kilobytes each reduce the chance of overrun while waiting
for bus access. Each card includes an on-board 5/3.3 VDC regulator circuit and WOL connector
in support of Wake-On-LAN functionality.
WOL
Conn.
5 VDC Aux
1
GND
2
3
5/3.3
VDC
Reg.
3.3 VDC
RJ-45
Conn.
WOL
BIOS
ROM
PCI
Connector
32-Bit
PCI Bus
Controller Type
82559
82550
Intel
825xx
Ethernet Controller
(see table below)
TX/RX
PHY
TX/RX
Speed
Link/
Activity
Featured on
Intel PRO/100+ Management Adapter
Intel PRO/100 S Management Adapter
Figure D-2. Intel PRP/100+ Management Adapter, Block diagram
Key features of these adapters include:
♦
♦
♦
♦
♦
♦
3-KB transmit and 3-KB receive FIFOs
PCI ver. 2.2 compliant (PME- support)
Dual-mode support with auto-switching between 10BASE-T and 100BASE-TX
Both APM and ACPI power management compliant
D0-D3 power state wake event support
Boot ROM with PXE and RPL support
The 82559 and 82550 controllers feature high and low priority queues and provides prioritypacket processing for networks that support that feature. The controller’s micro-machine
processes transmit and receive frames independently and concurrently. Receive runt (undersized)
frames are not passed on as faulty data but discarded by the controller, which also directly handles
such errors as collision detection or data under-run. An EEPROM is used to store identification,
configuration, and connection parameters.
The 82550 controller provides all the functionality of the 82559 plus IP security (IPSEC) support
through a hardware accelerator engine.
D-2 hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
D.2.1 AOL FUNCTION
The adapter’s Alert-On-LAN (AOL) function provides a AOL-compliant system unit with the
ability to communicate system status to a management console, even while the system is powered
down. When installed in an AOL-compliant system, the adapter receives alert messages from the
system’s south bridge over the PCI bus. Each alert message decoded by the adapter results in a
pre-constructed status message being transmitted over the network to a management console.
Alert-On-LAN functionality occurs independent of software, driver, or even processor
intervention. The adapter can report following conditions:
♦
♦
♦
♦
♦
♦
System tampering – Removal of the chassis cover
BIOS failure – System fails to boot successfully
OS problem – System fails to load operating system after boot
Missing/faulty processor – Processor fails to fetch first instruction
Thermal condition – High temperature detected in system
Heartbeat – Indication of system’s presence on the network (sent approximately every 30
seconds)
NOTE: The system unit must be plugged into a live AC outlet for the AOL function to
be operative. Controlling a system unit’s power through an AC outlet strip will,
when the strip is turned off, disable AOL functionality.
The AOL implementation requirements are as follows:
1.
2.
3.
4.
System unit featuring the 810, 810e, 820, or 850 (or later) chipset.
Intel PRO/100+ Management Adapter Driver 3.1 or later (available from HP/Compaq).
Client-side utility agent software (available from HP/Compaq).
Management console running one of the following:
a. HP OpenView Network Node Manager 6.x.
b. Intel LANDesk Client Manager.
c. Compaq Insight Manager.
D.2.2 WAKE UP FUNCTIONS
The adapter provides two types of wake-up signaling: the PME- signal and the WOL signal.
The adapter provides PME- signal support for systems compliant with PCI ver. 2.2. The detection
of any wake event results in the adapter’s assertion of the PME- signal, which can be used by the
system unit to initiate the power-up sequence. System software is responsible for the clearing the
PME- signal.
The adapter also includes a WOL interface for systems supporting that method of wake-up. The
adapter asserts the WOL signal for 50 milliseconds upon detection of a Magic Packet. The WOL
signal is routed to the system unit (through a three-conductor cable connection) for initializing a
power-up sequence.
hp/Compaq Personal Computers
Changed - April 2003
D-3
Appendix D Compaq/Intel Network Interface Controller Adapters
D.2.3 IPSEC FUNCTION
The 82550 controller used on the Intel PRO/100 S Management Adapter includes an encryption
engine that provides on-the-fly encryption and/or authentication of transmit data without
additional use of system memory and software. This function, referred to as IP security (IPSEC),
uses a configurable algorithm and established Data Encryption Standards (DES) to provide high
performance (full transmission rate) encryption. Received IPSEC data frames are re-submitted to
the controller for processing and then returned to the driver.
Key features of IPSEC support include:
♦
♦
♦
Encryption capability of 56-bit DES to 168-bit 3DES
Out-of-order processing of non-security transmit frames during security mode
SHA-1 and MD-5 authentication with optional HMAC cryptographic hashing
D-4 hp/Compaq Personal Computers
Changed - April 2003
Technical Reference Guide
D.3
POWER MANAGEMENT SUPPORT
These adapters support APM and ACPI power management environments as well as the Wiredfor-Management (WfM) and Wake-On-LAN (WOL) standards. The adapter is designed to be
powered up as long as the system unit is plugged into a live AC outlet to provide system “wakeup” functionality. Power is provided by either the auxiliary 3.3 VDC power rail of the PCI bus
(when installed in systems compliant with PCI ver. 2.2) or by auxiliary 5 VDC through the WOL
connector.
NOTE: Controlling a system unit’s power through an AC outlet strip will, with the
strip turned off, disable wake-up functionality.
D.3.1 APM ENVIRONMENT
The Advanced Power Management (APM) functionality of system wake up is implemented
through the system’s APM-compliant BIOS and Magic Packet-compliant hardware. This
environment is not dependent on operating system (OS) intervention allowing a unit plugged into
a live AC outlet to be turned on remotely over the network (i.e., “remote wake-up”) even if the OS
has not been installed. In APM mode the controller will respond upon receiving a Magic Packet,
which is a packet where the node’s address is repeated 16 times. Upon Magic Packet reception,
the adapter asserts the PME- signal (on the PCI bus) resulting in the system unit’s power control
logic turning on the system and initiating the boot sequence. After the boot sequence the BIOS
clears the PME- signal so that subsequent wake up events will be detected.
D.3.2 ACPI ENVIRONMENT
The Advanced Configuration and Power Interface (ACPI) functionality of system wake up is
implemented through an ACPI-compliant OS (such as Windows NT 5.0) and is the default power
management mode. The following wake up events may be individually enabled/disabled through
the software driver supplied with the adapter:
♦
♦
♦
♦
♦
♦
♦
♦
♦
Magic Packet – Packet with node address repeated 16 times in data portion.
Individual address match – Directed acket with matching user-defined byte mask.
Multicast address match – Directed packet with matching user-defined sample frame.
ARP (address resolution protocol) packet
Flexible packet filtering – Packets that match defined CRC signature.
NBT query (under Ipv4)
IPX Diagnostic
TCO packet
VLAN Type
When an enabled event is received the controller asserts the PME- signal that is used to initiate the
wakeup sequence.
hp/Compaq Personal Computers
Changed - April 2003
D-5
Appendix D Compaq/Intel Network Interface Controller Adapters
D.4
ADAPTER PROGRAMMING
Programming the adapter consists of configuration, which occurs during POST, and control,
which occurs at runtime.
D.4.1 CONFIGURATION
The adapter’s 82559 or 82550 NIC controller is a PCI device and configured though PCI
configuration space registers using PCI protocol described in chapter 4 of this guide. The PCI
configuration registers are listed in the following table:
Table D-1.
NIC Controller PCI Configuration Registers
Table D-1.
PCI Configuration Registers
PCI
Conf.
Addr.
00-01h
02-03h
04-05h
06-07h
08h
09-0Bh
0Ch
0Dh
0Eh
0Fh
NOTE:
Register
Vender ID
Device ID
PCI Command
PCI Status
Revision ID
Class Code
Cache Line Size
Latency Timer
Header Type
BIST
Value
on
Reset
8086h
1229h
0000h
0280h
xxh
01h
01h
04h
00h
00h
PCI
Conf.
Addr.
10-13h
14-17h
18-1Bh
2C-2Dh
2E-2Fh
30-33h
34h
3C-3D
3E-3Fh
DC-E3h
Register
Cntrl. Reg. Base Addr. (Mem)
Cntrl. Reg. Base Addr. (I/O)
Flash Mem. Base Addr.
Subsystem Vender ID
Subsystem ID
Expansion ROM Base Addr.
Cap-Ptr
Interrupt Line/Pin
Min Gnt/Max Lat
Power Mgmt. Functions
Value
on
Reset
0000h
00h
00h
Assume unmarked gaps are reserved and/or not used.
D.4.2 CONTROL
The adapter’s 82559 or 82550 controller is controlled though registers that may be mapped in
system memory space or variable I/O space. The registers are listed in the following table:
Table D-2. NIC Control Registers
Table D-2.
Control Registers
Offset
No. of
Offset
Addr. / Register
Bytes
Addr. / Register
00h SCB Status
2
19h Flow Control Register
02h SCB Command
2
1Bh PMDR
04h SCB General Pointer
4
1Ch General Control
08h PORT
4
1Dh General Status
0Ch Flash Control Reg.
2
1E-2Fh Reserved
0Eh EEPROM Control Reg.
2
30h Function Event Register
10h Mgmt. Data I/F Cntrl. Reg.
4
34h Function Event Mask Register
14h Rx Direct Mem. Access Byte Cnt.
4
38h Function Present State Register
18h Early Receive Interrupt
1
20h Force Event Register
Not implemented in these systems (CardBus registers).
D-6 hp/Compaq Personal Computers
Changed - April 2003
No. of
Bytes
2
1
1
1
10
4
4
4
4
Technical Reference Guide
D.5
NETWORK CONNECTOR
The figure below shows the RJ-45 connector used for the NIC interface. This connector includes
the two status LEDs as part of the connector assembly.
Activity LED
Speed LED
Pin
1
2
3
6
Description
Transmit+
TransmitReceive+
Receive-
8 7 6 5 4 3 2 1
Figure D-3.
D.6
Ethernet TPE Connector (RJ-45, viewed from card edge)
ADAPTER SPECIFICATIONS
Table D-3. Adapter Operating Specifications
Table D-3.
Adapter Specifications
Parameter
Modes Supported
Encryption Standards (82550 only)
Standards Compliance
OS Driver Support
Boot ROM Support
F12 BIOS Support
Bus Inteface
Power Management Support
Power Comsumption
10BASE-T half duplex @ 10 MB/s
10Base-T full duplex @ 20 MB/s
100BASE-TX half duplex @ 100 MB/s
100Base-TX full duplex @ 200 MB/s
DES/3DES, HMAC SHA-1, MD5
IEEE VLAN (802.1A)
IEEE 802.2
IEEE 802.3 & 802.3u
IEEE Intel priority packet (801.1p)
MS Windows 95,98, 2000, XP, Mandrake Linux 8.2
MS Windows NT 3.51 & 4.0
Novell Netware 3.11, 3.12, & 4.1x; 5 Server
Sunsoft Solaris
SCO UnixWare
Open Desktop
OpenServer
Intel PRO/100 Boot Agent (PXE 2.0, RPL)
Yes
PCI 2.2
APM, ACPI, PCI Power Management Spec.
0.750 mW (max)
hp/Compaq Personal Computers
Changed - April 2003
D-7
Appendix D Compaq/Intel Network Interface Controller Adapters
This page is intentionally blank.
D-8 hp/Compaq Personal Computers
Changed - April 2003
INDEX
I.
abbreviations, 1-5
AC97 link bus, 5-28
Accelerated Graphics Port (AGP), 4-9
ACPI, 5-34, D-5
acronyms, 1-5
AGP, 4-9
Alert-On-LAN, 5-33
AOL, 5-33
AOL requirements, 5-33
APIC, 4-15
APM, 5-34, D-5
arbitration, PCI bus master, 4-6
ASCII character set, B-1
assembly, heat sink, 2-10
audio, 5-26
audio controller (AC97), 5-28
audio subsystem, 2-14
backplane, 2-6
battery replacement, 4-22
BIOS, ROM, 8-1
boot block ROM, 8-2
cable lock, 4-25
Celeron processor, 2-10
chipsets, 2-11
Client Management, 8-11
CMOS, 4-22
CMOS, archive, 4-23
CMOS, clearing, 4-22
CMOS, restoring, 4-23
codec, audio, 5-29
Configuration Cycle, 4-4
configuration cycle (PCI), 4-4
configuration memory, 4-22
configuration space (PCI), 4-5
Connector
AGP bus, 4-13
audio, headphones out, 5-26
audio, line in, 5-26
audio, line out, 5-26
Audio, Mic In, 5-26
diskette drive interface, 5-7
display (VGA monitor), 6-6
IDE interface, 5-3
keyboard/pointing device interface, 5-21
Network RJ-45, 5-36
parallel interface, 5-15
PCI bus, 4-8
serial interface (RS-232), 5-8
Universal Serial Bus interface, 5-25
controller, network interface, 2-13
cooling, 4-27
core voltage, 7-8
Data Encryption Standards (DES), D-4
DES, D-4
DIMM detection, 8-4
DIMM support, 8-14
diskette drive interface, 5-4
display modes, 815E-based, 6-4
DMA, 4-18
drive fault prediction, 8-14
East Access keys, C-10
Easy Access keyboards, C-7
EIDE interface, 5-1
Enhanced Parallel Port (EPP), 5-12
events, wake up, 7-4
expansion card cage, 2-6
Extended Capabilities Port (ECP), 5-12
features, standard, 2-2
graphics subsystem, 2-13, 6-1
graphics, 815E-based, 6-2
Hard drive activity indicator, 4-32
heat sink assembly, 2-10
Hub link bus, 4-7
I/O controller (LPC47B34x), 4-31
I/O map, 4-30
IDE interface, 5-1
IDSEL, 4-4
index addressing, 1-4
interface
audio, 2-14, 5-26
diskette drive, 5-4
IDE, 5-1
keyboard/pointing device, 5-16
parallel, 2-12, 5-11
serial, 2-12, 5-8
USB, 2-12, 5-22
interrupts
maskable (IRQn), 4-14
nonmaskable (NMI, SMI), 4-16
interrupts, PCI, 4-7
IPSEC, D-4
key (keyboard) functions, C-8
keyboard, C-1
keyboard (micro)processor, C-2
keyboard layouts, C-5
keyboard, USB, C-4
keyboards, Easy Access, C-7
keys, Easy Access, C-10
keys, Windows, C-9
LED, 5-32
LED indications, 4-26
LED, HD, 4-32
LED, Power, 4-32
low voltages, 7-8
LPC bus, 4-7
LPC47B34x I/O controller, 4-31
Magic Packet, 5-34
mass storage, 2-12
memory detection, 8-4
memory map, 3-7
microphone, 5-26
mouse interface, 5-18
network interface controller, 2-13, 5-32
network interface controller card, D-1
network support, 5-32
NIC, 5-32
NIC card, D-1
notational conventions, 1-2, 1-3, 1-4
option ROM, 4-7
options, 2-3
parallel interface, 2-12, 5-11
password, clearing, 4-22
password, power-on, 4-24
PCI bus, 2-12, 4-2
PCI Configuration Space, 4-5
PCI interrupts, 4-7
Pentium 4 processor, 3-2
Pentium II, 2-11
Pentium II processor, 2-10
PHY, 5-32
Plug ’n Play, 2-2, 2-12
power button, 7-3
power distribution, 7-6
Power indicator, 4-32
power management
ACPI, 4-26
network interface controller (NIC), 5-34
PCI, 4-7
power management BIOS function, 8-14
power states, system, 7-5
power supply, 7-1
power supply assembly, 7-2
power-on password, 4-24
processor upgrading, 3-4
processor, Celeron, 2-10
processor, Pentium 4, 3-2
processor, Pentium II, 2-10
programming 815E-based graphics, 6-5
reference sources, 1-2
remote flashing, 8-2
remote wake up, 5-34
restoring CMOS, 4-23
ROM BIOS, 8-1
ROM, option, 4-7
RS-232, 5-8
RTC, 4-22
scan codes (keyboard), C-11
security functions, 4-24
security, interface, 4-25
sensor, thermal, 4-27
serial interface, 2-12, 5-8
sideband addressing, 4-10
signal distribution, 7-9, 7-10
SMI, 4-17
speaker, 5-26
specifications
electrical, 2-2, 2-8, 2-14
environmental, 2-2, 2-8, 2-14
physical, 2-15
power supply, 7-9, 7-10
Specifications
8x CD-ROM Drive, 2-16
Audio subsystem, 5-31
Diskette Drive, 2-15
specifications, network adapter, D-7
specifications, system, 2-14
status, LED, 4-26
system board, 2-7
system ID, 8-5, 8-13
system memory, 2-12
system resources, 4-14
system ROM, 8-1
system status indications, 4-26
temperature status, 8-14
thermal sensing, 4-27
typematic, C-8
UART, 5-8
Universal Serial Bus (USB) interface, 5-22
upgrading 815E-based graphics, 6-5, 6-6
upgrading, BIOS, 8-2
upgrading, processor, 3-4
USB interface, 5-22
USB keyboard, C-4
USB legacy support, 8-16
USB ports, 2-12
voltage, core, 7-8
wake up (power), 7-4
wake up events, 7-4
wake up, remote, 5-34
Wake-On-LAN, 5-33, 7-4
Windows keys, C-9
WOL, 5-33, 7-4, D-5
Download PDF

advertising