Page 1 United States Patent [19] Graczyk et al. [54

Page 1 United States Patent [19] Graczyk et al. [54
||||||||||||||||||||||||||||||||
US005192999A
United States Patent [19]
Graczyk et al.
[54] MULTIPURPOSE COMPUTERIZED
TELEVISION
[75] Inventors: Ronald B. Graczyk, Round Rock;
James A. Glick, Granite Shoals;
Daniel K. Engberg, Cedar Park, all of
Tex.
5,192,999
[11] Patent Number:
[45] Date of Patent:
Mar. 9, 1993
“Enhanced Asynchronous Communications Element
WD16C550”, Western Digital.
“YM3812 FM Operator Type L II (OPLII)”, Nippon
Gakki Co., Ltd., Jun. 1987.
“YM3014 Serial Input Floating D/A Converter
(DACSS)”, Nippon Gakki Co., Ltd., Jun. 1987.
“MC145146–1” Motorola.
.
[73] Assignee: Compuadd Corporation, Austin, Tex.
[21] Appl. No.: 691,377
tec 1990.
[22] Filed:
Rockwell RC9624AT Data/Fax Modem Design.
Apr. 25, 1991
[51] Int. Cl.5 ......
... H04N 7/14; HO4N 5/262
[52] U.S. C. ...................................... 358/85; 358/183;
“TC9188N/F’’ Toshiba.
“Single—Chip PC AT—to SCSI I/O Processor”, Adap
“LC2MOS Complete, 8-Bit Analog I/O System”,
358/903
Analog-to-Digital Converters 3–233.
“Electronic Volume LSI for 7—Band Graphic Equal
[58] Field of Search .......................... 358/903, 85, 183
izer”, TC9187AN, TC9187AF, Audio Digital Inc.
“Take a View into the Video World”, BYTE, Mar.
[56]
1991, vol. 16, No. 3, pp. 54 and 56.
Primary Examiner—John K. Peng
Attorney, Agent, or Firm—Baker & Botts
References Cited
U.S. PATENT DOCUMENTS
4,686,698 8/1987 Tompkins et al. .................... 379/53
4,710,917 12/1987 Tompkins et al. .................... 370/62
4,716,585 12/1987 Tompkins et al. ...
... 379/202
4,748,618
4,787,085
4,864,562
4,907,267
4,947,257
4,962,521
5,068,650
5/1988
11/1988
9/1989
3/1990
8/1990
Brown et al. ......................... 370/94
Suto et al. ........
. 370/110.1
Murakami et al. ................... 370/84
Gutzmer ..............
379/442
Fernandez et al. ..
... 358/22
10/1990 Komatsu et al. ...................... 379/53
1 1/1991 Fernandez et al. ................. 358/183
OTHER PUBLICATIONS
“DVI—A Digital Multimedia Technology”, G. David
Ripley, Communications of ACM, vol. 32, #7, Aug.
1989, pp. 811–822.
“Multimedia: The Next Frontier for Business?”, Robin
Raskin, PC Magazine, Aug. 1990, pp. 151–192.
“Commodore Sets Course for Multimedia”, Bob Ryan,
BYTE, May 1990, pp. 122–125.
“The Integrated Automated Educated House”, V.
Elaine Gilmore, Popular Science, Jun. 1980, pp. 104–107.
“The Pioneering Amiga”, Sheldon Leemon, Computer
Shopper, Jun. 1990.
Wis]Al Milliºpia
16
18
Alj?IO MULTIMEDIA
[Wººd
A/D
[57]
ABSTRACT
A multipurpose computerized television system gener
ates a plurality of video images in association with a
personal computer. A television circuit associates with
the personal computer and is within the personal com
puter chassis for receiving a plurality of television sig
mals and directing the signals to the monitor for the
monitor to display. An audio multimedia circuit associ
ates with the personal computer and the television cir
cuit and is also located within the chassis for receiving
and processing audio data from the television circuit.
The audio multimedia circuit also communicates the
audio multimedia data to the personal computer. Con
trol circuitry associated with the television circuit and
the personal computer within the chassis controls the
operation of the television circuit through the personal
computer. The control circuitry comprises a remote
control circuit for remotely and independently control
ling the television circuit and the personal computer.
40 Claims, 41 Drawing Sheets
Mar. 9, 1993
»3^01WA?GOW
r————————
TWINTCSOIENA
5,192,999
U.S. Patent
'2.í).I.H.
Mar. 9, 1993
Sheet 2 of 41
5,192,999
U.S. Patent
830
1HIT0OAIH
Mar. 9, 1993
Sheet 3 of 41
5,192,999
U.S. Patent
Mar. 9, 1993
5,192,999
Sheet 7 of 41
TABLE 1
COM!
COM2
COM3
COM4
COMSEL–1|COMSEL-0
OPEN
CLOSED
OPEN
CLOSED
COMSEL–0
COMSEL-1
INT4
CLOSED
OPEN
OPEN
CLOSED
| FAXEN
Eºn
II
L
LL
||-
CLK12MMS
RING
IOW
IOF
SA(2:0]
SD(7:0]
WRITE
READ
ALE
+450
I
SPKRM
SPKRL
SPKREN
MS1–
MS2–
138
* 108
A[15:0)
AD(7:0]
FAXIRQ
SA(9:3]
ARM
RESETTDRW
FAXEN
FFORO
M13
410
RESET
OWS
FAXRST
U.S. Patent
5,192,999
U.S. Patent
Mar. 9, 1993
Il– I
Sheet 10 of 41
|DHI
/|
ZZ!
?y?y
H3|EWXITBdOSA
5,192,999
U.S. Patent
Mar. 9, 1993
Sheet 11 of 41
JACK
225
DACC
TWAUDIOC
184
ACNTLC
192
VCRAUDIOC
5,192,999
VCRAUDIO
224
+5AMP ,”
238
—ol INEOUT
U.S. Patent
Mar. 9, 1993
Sheet 12 of 41
5,192,999
: 3.
º;
3.
i
s
à
i
U.S. Patent
Mar. 9, 1993
Sheet 13 of 41
5,192,999
AG+
AG+
AG+
Hill
|H
LIl
BMWdS
'0IJI
/
9
| |-0,
U.S. Patent
Mar. 9, 1993
Sheet 14 of 41
5,192,999
U.S. Patent
Mar. 9, 1993
OWOD
09/
Sheet 15 of 41
5,192,999
U.S. Patent
Mar. 9, 1993
Sheet 16 of 41
Q0318
5,192,999
U.S. Patent
Mar. 9, 1993
Sheet 17 of 41
ºº
>
35
C-2
i-1-1
9:
.
GO
Se
E
H
|
t-n
o,
S.
ty)
* ;|| ||
||
5,192,999
U.S. Patent
Mar. 9, 1993
Sheet 18 of 41
#
lif
l
CN
|
|
L.III
||||||||
|T
Cºlbºl ||
§
5,192,999
É
§
U.S. Patent
M. º. in
Sheet 19 of 41
5,192,999
U.S. Patent
Mar. 9, 1993
sheet 20 of 41
º
T
13
:
#
H
|
||
HI. É
:
5,192,999
[...Tº
º
|§ A
35 #
13
U.S. Patent
M., we
sail ºn
FIG. 25
FIC 27
5,192.999
U.S. Patent
Mar. 9, 1993
Sheet 26 of 41
##| ||
5,192,999
SDF
+5VRDO
SATTN—
SDSY–
SACK–
SRST
SMSO–
SSEL–
SCD
SIO
V/
DGND
+5VRDO
FIC, 31
to
U.S. Patent
PORTEN–
BIOR
Mar. 9, 1993
ROM DEC
sheet i? of 41
DGND
+W
5,192,999
| ROM I J302
27126
OUT
IN
BARN
SMEMR
SAI10:0]
SAI13:20]
SA(9:0]
SDIZ:0]
SDIT:0]
º'à
DGND 331
FIG. 32
+5V
U.S. Patent
5,192,999
U.S. Patent
Mar. 9, 1993
Sheet 30 of 41
5,192,999
[|)OTENOHd
WAG+
X0 103
000 Z00 Ç00 ?00 900 900 /00
00
|
->{MTOW-BidNVS
ZHW/
U.S. Patent
10TOW
WAQ+
Mar. 9, 1993
Sheet 31 of 41
5,192,999
U.S. Patent
Mar. 9, 1993
5,192,999
Sheet 32 of 41
SDO
SD1
SD5
SD4
SD7
SD6
SD3
SD2
GAIN_SSLA
CONTINUE
CLK_SEL2
SMA_ADC
SMA_DAC
CLK_SEL1
WDEF
RESET
BIOW
DDACK–
DA6
DA5
DA4
DA3
DA2 | | ||
DA1 TT
|
DAO || ||
||
DAPOR7–
DAP
DAC COMMAND DECODE
365
RD_ADC
DAC_ADDR
DAC_CS—
DAC_WR
MIDI_ALT
BARN
SD(7:0] | |ICONVERTER CONTROLLER
31 5
IOCWRDY.
A_DONE_D–
DDACK–
BIOW
ADC BUSY—
DAC_INT—
SAMPLE
DRQ1
DAC_CLK
SR_BUSY
7MHZ
EMA_DAC
CONTINUE
DIOR
DNA ADC
ADC DONE
FIC 37
U.S. Patent
Mar. 9, 1993
+5WA
AIR
A&D
TE
A1L
|Hºlº
A?D
SDCLK
SDATA
SDSTS
–5VA 4
AGND
Sheet 35 of 41
5,192,999
U.S. Patent
Mar. 9, 1993
LINE
FIG. 42
Sheet 36 of 41
FEATURE
-
5,192,999
º CABLE
A T0 D
SPEAKER 776
OUT
528
U.S. Patent
Mr. 9, 1993
Sheet 37 of 41
5,192,999
U.S. Patent
Mar. 9, 1993
Sheet 38 of 41
5,192,999
U.S. Patent
Mar. 9, 1993
she woºl
5,192,999
U.S. Patent
Mar. 9, 1993
Sheet 40 of 41
5,192,999
APPLICATION
620
MEDIA CONTROL
-
INTERFACE
622
636
SYSTEM
SOFTWARE
MULTIMEDIA
SYSTEM
MSCDEX || |GUI SOFTWARE
SYSTEM
DRIVERS
MULTIMEDIA
DRIVERS
CD-ROM
GUI
DRIVER
DOS/TSR
DRIVER
626
630
634
638
640
FIG. 49
U.S. Patent
5,192,999
1
5,192,999
2
heretofore only possible with more expensive and com
plex systems.
Moreover, there is a need for a system that provides
MULTIPURPOSE COMPUTERIZED TELEVISION
TECHNICAL FIELD OF THE INVENTION
The present invention relates in general to systems
for electronic visual communication, and more particu
larly provides a multipurpose computerized television
for generating a plurality of video images in association
with a personal computer.
to the user an environment of full multimedia and tele
communications capabilities, especially including the
ability to receive, store, and communicate video infor
mation.
10
BACKGROUND OF THE INVENTION
In recent times, numerous electronic technologies
including audio signal processing, video signal process
ing and data processing have become more available to
individual users. With more advanced electronic tech 15
nologies available to users, new and different needs for
entertainment and business applications have arisen.
Two areas in which needs for improved entertain
ment and business applications exist are in generating
multimedia presentations and telecommunications. Mul 20
timedia refers to the integration of text, audio, graphics,
still image and moving pictures into a single, computer
controlled, multimedia product. It includes the combi
nation of computers, video disk or compact disk play
ers, video monitors, optical scanners, audio cards, music 25
synthesizers, etc., all linked together by powerful devel
opmental software. Telecommunications, on the other
hand, includes applications for communicating by elec
tronic transmission signals from devices such as tele
phones, radio, and television. A number of factors, 30
however, have precluded the ability of system designers
to develop systems which can fully utilize and integrate
multimedia and telecommunications applications in a
single workstation. These factors include public accep
tance, excessive costs, system complexity, and incom 35
patibilities among the various electronic technologies.
One particular area in which significant improve
ments are being made is in television technology. To
day, for the above states reasons, there is no system that
takes full advantage of the television signal display and
manipulation capabilities that may be possible by com
bining a multimedia applications with telecommunica
tions applications. If a television could be combined
with a computer, then a user could realize significant
increases in receiving and recording television informa 45
tion, as well as making the computer a much more valu
able tool for the storage and display of information,
One video workstation described in U.S. Pat. No.
4,864,562 to Murakami et al. (hereinafter “Murakami”)
shows the use of a control system that collects multiple
asynchronous video, audio, graphic and data signals and
retransmits the signals. While the data transmission
system of Murakami discloses a system for transmitting
various types of audio and video data, it fails to inte
grate telecommunications and multimedia abilities in a
single workstation easily accessible to a user. Moreover,
the Murakami invention does not approach the benefits
available to the user in having a standardized personal
computer platform combined with a high quality televi
50
An audio multimedia circuit associates with the per
sonal computer and the television circuit and is also
located within the chassis for receiving and processing
audio data from the television circuit. The audio multi
media circuit also communicates the audio multimedia
data to the personal computer. The audio multimedia
circuit comprises an analog mixing circuit for mixing a
plurality of analog audio signals and an analog-to
digital/digital-to-analog converter in association with
the analog mixing circuit to generate analog output
signals and directing them to the analog mixing circuit.
The analog-to-digital/digital-to-analog converter also
associates with the analog mixing circuit to receive a
plurality of analog audio signals to generate a plurality
of digital output signals.
Control circuitry associated with the television cir
cuit and the personal computer within the chassis con
trols the operation of the television circuit through the
personal computer. The control circuitry comprises a
remote control circuit for remotely and independently
controlling the television circuit and the personal com
puter.
A technical advantage of the present invention is that
it effectively combines a high quality television circuit
with a personal computer. For example, by combining
the television circuit with the personal computer, the
present invention permits computer control of not only
the television, but also a wide variety of interfacing
systems. In particular, the interfacing circuitry permits
a graphical user interface to be displayed at the monitor
ciated with the computer for significantly increased
user control flexibility.
Another technical advantage of the present invention
is that it combines within a single chassis a television
circuit with a personal computer for a variety of multi
media applications. The television circuit may interface
other telecommunications circuits such as a data/fax/
Thus, there is a need for a system that effectively
voice modem circuit for telephonic transmission of
television signals. As a result, the present invention
combines a high quality television circuit with a per
puter for a variety of multimedia applications.
There is a need for a system that permits computer
manipulation of television signals to perform operations
monitor circuitry.
for control of the television and other components asso
55
sion circuit.
sonal computer.
There is a need for a system that combines within a
single chassis a television circuit with a personal com
SUMMARY OF THE INVENTION
The present invention, accordingly, provides a multi
purpose computerized television system for generating
a plurality of video images in association with a per
sonal computer. The system comprises a personal com
puter that includes a personal computer chassis and a
monitor. A television circuit associates with the per
sonal computer and is within the chassis for receiving a
plurality of television signals and directing the signals to
the monitor for the monitor to display. The monitor is a
video graphics array monitor and the television circuit
is designed to be compatible with video graphics array
provides the ability to interface other circuitry for tele
65
phone conferencing of a local area network or other
communications path.
Yet another technical advantage of the present inven
tion is that it allows the user to manipulate television
5,192,999
3
signals to perform operations heretofore only possible
with more expensive and complex systems.
the present invention; and
FIG. 49 provides a hierarchical chart of the applica
tion programs, libraries, and device drivers usable in the
In coordination with other telecommunications cir
cuitry and audio multimedia circuitry, the present in
vention provides to the user an environment of full
multimedia and telecommunications capabilities, espe
cially including the ability to receive, store, and com
preferred embodiment of the present invention.
DETAILED DESCRIPTION OF THE
INVENTION
municate television video information.
BRIEF DESCRIPTION OF THE DRAWINGS
10
For a more complete understanding of the present
invention and for further advantages thereof, reference
is now made to the following brief description, taken in
conjunction with the accompanying figures, in which:
FIG. 1 illustrates a diagrammatic view of the multi
media computing and telecommunications workstation
of the present invention;
FIG. 2 shows a block diagram of data/fax/voice
modem circuit of a preferred embodiment of the present 20
invention;
FIG. 3 provides a block diagram of television circuit
of a preferred embodiment of the present invention;
FIG. 4 illustrates a block diagram of the circuit that
combines the AM/FM tuner circuit and infrared re 25
mote control circuit portions of the telecommunications
circuitry of the present invention;
FIG. 5 illustrates a block diagram of an audio multi
media circuitry that performs the multimedia functions
for the preferred embodiment of the present invention;
FIGS. 6 through 12 illustrate detailed schematic dia
grams the data/fax/voice modem circuit that comprises
part of the telecommunications circuitry of the present
4
with the telecommunications in multimedia circuits of
30
invention;
FIGS. 13 through 21 provide detailed schematic 35
diagrams of television circuit of the preferred embodi
ment of the present invention;
FIGS. 22 through 25 are detailed schematic diagrams
of the AM/FM tuner circuit and infrared remote con
trol circuits of the preferred embodiment;
FIGS. 26 through 40 provide the detailed schematic
diagrams for the audio multimedia circuit of a preferred
The preferred embodiment of the present invention is
best understood by referring to the FIGURES, like
numerals being used for like and corresponding parts of
the various drawings.
FIG. 1 illustrates a diagrammatic view of the multi
media telecommunications workstation 10 of the pres
ent invention. The multimedia telecommunications
workstation 10 combines telecommunications circuitry
12 and multimedia circuitry 14 in a single chassis 20.
The workstation 10 makes possible operations integrat
ing telecommunications circuitry 12 and multimedia .
circuitry 14 for a variety of business and entertainment
The workstation 10 of the present invention repre
sents a significant improvement in electronic flexibility.
It provides synergistic operation of a personal computer
with a telecommunications network. The telecommuni
cations circuitry 12 not only encompasses voice and fax
telecommunications, but also encompasses the telecom
munication of data signals. This permits the user to log
telephone calls as they are being made and have the
telephone calls linked into personal information man
ager software that may manage the user's business
contacts. Moreover, the present invention can record
purposes.
-
-
actual conversations that the user makes over telephone
line 22 as well as the time of call and other relevant data
associated with the call. As a further example, conven
tional telephone systems have limited capacity for auto
matic dialing and storing of telephone numbers. By
associating telecommunication circuitry 12 with host
computer 24, the present invention significantly in
creases data storage capability to provide an on-line
research capability to access the user's entire client
base, for example, in real-time as a conversation takes
embodiment of the present invention;
place.
FIG. 41 shows component configurations for the
Another example of the synergism that the present
expansion board of the preferred embodiment that con 45 invention affords is seen in the combination of the multi
tains the data/fax/voice modem circuit of the present media circuitry 14 with host computer 24 and telecom
invention;
munications circuitry 12 for significant improvements .
FIG. 42 shows component configurations for the in data communication to the user. For example, sup
preferred embodiment of the television expansion board pose that the user accesses a database stored in memory
of the present invention;
50 42 on the life of the music composer, Beethoven. For
FIG. 43 shows component configurations for the this purpose, host computer 24 may contain one or more
AM/FM tuner and infrared remote control expansion data files that include facts of Beethoven's life, video
board of a preferred embodiment of the present inven imagery describing Beethoven and his culture and sur
tion;
roundings, a catalogue of the different pieces he wrote,
FIG. 44 shows component configurations for the 55 and digitally recorded files of his music. By using multi
audio multimedia board of the workstation of the pres media circuit 14, the present invention permits display
ent invention;
of textual files and video imagery to monitor 26 or to a
FIG.45 shows the use of an expansion bracket assem printer connection and audio files to audio multimedia
bly in conjunction with the telecommunications and circuit 18 for the circuit to play high resolution music
multimedia circuit boards of the preferred embodiment from the composer. As a result, workstation 10 provides
of the present invention;
a significantly improved platform for delivering multi
FIG. 46 illustrates the further connection of expan media information to the user.
sion bracket assembly into the host computer chassis of
Yet another example of using workstation 10 of the
the preferred embodiment;
present invention is the ability to receive video imagery
FIG. 47 shows an isometric view of fully-assembled 65 from television circuit 46 and store the video image as a
chassis of the present invention;
data file within memory 42 of host computer 24. Once
FIG. 48 shows the reverse panel of chassis to illus stored as a data file, the video imagery may be commu
trate the compact input output connections associated nicated via telecommunications circuitry 2 or stored on
5,192,999
5
a memory device through an external port from work
station 10.
One more example of using workstation 10 of the
present invention is the ability to combine windowed
video to monitor screen 26 so that the user may have a
portion of the screen of monitor 26 occupied by a small
windowed video image from television circuit 46 while
at the same time performing word processing or receiv
ing textual data at monitor screen 26. For applications
such as monitoring financial news via a financial news
network, while at the same time working with or re
ceiving other financial data, the present invention can
provide significantly improved data and information
delivery to the user.
10
Referring more particularly to FIG. 1, telecommuni
cations circuitry 12 of the present invention provides
the user with the ability to send and receive computer
15
tion.
Host computer 24 also controls the audio signals of
data, facsimile transmissions and voice and audio sound
over one or more conventional telephone lines 22. The
user also has the ability to receive and record radio
20
frequency and television signals using workstation 10.
The radio and television signals may be recorded within
workstation 10 and electronically connected to tele
phone line 22 for transmission as audio sound or digital
data.
25
Multimedia circuitry 14 includes visual multimedia
circuitry 16 and audio multimedia circuitry 18. Visual
multimedia circuitry 16 includes a host computer 24 and
monitor 26 for use with multimedia computer software
algorithms to create a variety of visual images and
video displays. Audio multimedia circuitry 18 includes
30
compact disk read-only memory device (CD-ROM) 28,
MIDI interface 30 (which actually provides a telecom
munications port for multimedia digital sound inputs),
analog-to-digital/digital-to-analog converter 32 for ma
nipulating digital and analog signals, and sound synthe
sizer 33 for generating numerous synthesized sounds.
Host computer 24, in the preferred embodiment, is an
IBM PC-AT compatible system with a 10 MHz 80286
or similarly equipped microprocessor. Host computer
24 may include a math coprocessor, and supports 1 to 16
MB of expandable random access memory. Input de
vices to workstation 10 may include keyboard 34,
which in the preferred embodiment has 101 keys, and
35
two button mouse 36.
45
Workstation chassis 20 is approximately
17" x 17"X3.5" to combine a slim, low-profile look
with a minimum footprint. As well as accommodating
CD-ROM 28, chassis 20 may include 5.25", 3 height, 1.2
MB floppy drive 38, 3.5", + height, 1.44 MB floppy
properly mix these signals, audio multimedia circuitry
18 comprises 7:1 mixer 70.7:1 mixer 70 may also receive.
input from television circuit 46 and AM/FM tuner
circuit 48. An auxiliary input, aux 1 72 may receive
analog signals from external inputs, including audio
cassette or additional VCR or television inputs. Audio
multimedia circuitry 18 may also receive analog micro
phone signals from microphone input 76. Sound signals
from audio multimedia circuitry 18 may be directed to
selectable outputs such as line level audio 78, variable
audio 80, headphone audio 82, or handset audio 84.
FIG. 2 shows a block diagram of data/fax/voice
modem circuit 44. Host computer bus interface 300
provides data and control signals to digital signal pro
RC224AT 102 for data, address, and control signal
transmission are V.22 bis data modem 104, fax/voice
modem 106, read-only memory device ROM 108, and
random access memory device RAM 110. V.22 bis data
modem 104 provides hook control and analog signals to
DAA 114. The data modem 104 transmits an analog
signal to the DAA circuitry 114. The data modem 104
receive analog signal originates from the DAA 114.
DAA 114 outputs ring detect data via line 144 to
RC224AT 102 and outputs analog received signals via
analog signal line 124.
50
Telecommunications circuitry 12 within workstation
10 includes data/fax/voice modem circuit 44, television
circuit 46, AM/FM tuner circuit 48, and remote control
55
-
-
-
Fax/voice modem 106 transmits analog signals to
DAA 114, receives audio signals from op amp 118 at
audio input connection 120 for voice, and receives ana
log signals from DAA 114 for FAX modem. DAA 114
sends analog output signals to op amp 119 and the am
plified signals go to external audio output connection
122. Additionally, speaker analog signal line 121 from
DAA 114 connects to speaker circuit 116. Speaker cir
cuit 116 may also receive speaker control signals from
Data/fax/voice modem circuit 44 communicates via
telephone line 22 to send and receive digital data signals
54, fax and voice signals 58 and audio signals 60. Televi
sion circuit 46 may receive video signals from broadcast
television 62, cable television 64, or analog data input 66
from a video cassette recorder or video laser disk
player. AM/FM tuner circuit 48 provides audio signals
workstation 10 via audio multimedia circuitry 18. These
signals include digital audio signals from CD-ROM 28,
A/D-D/A converter 32, and sound synthesizer 33. To
cessor, RC224AT 102. Also in communication with
drive 40, and 3.5” 40 MB hard drive 42.
circuit 50. Host computer 24 provides digital control to
all components within telecommunications circuitry 12.
The user may control operation of host computer 24 for
telecommunication purposes using keyboard 34 or
mouse 36. Additionally, the user may communicate
with host computer 24 using remote controller 52
through remote control circuit 50.
6
68 to audio multimedia circuitry 18. Audio multimedia
circuitry 18 may direct the signals 68 to various cir
cuitry within workstation 10. For example, signals may
be directed after digitization by A/D Converter 32 to
host computer 24 for storage in memory or to data/
fax/voice modem circuit 44 for sending on telephone
line 22.
Host computer 24, operating in conjunction with
installed multimedia software algorithms and television
circuit 46, provides digital multimedia output to moni
tor 26. Monitor 26 generates a video graphics array
(VGA) display that may encompass a wide assortment
of video multimedia signals. FIG. 49 and associated text
describes the various application programs and device
drivers that are used in conjunction with the output
from audio multimedia circuitry 18 of the present inven
65
RC224AT 102. Output from speaker circuit 116 flows
to an on board speaker 117 or optionally to chassis
speaker 90 via connector 128, or to external speaker
connection 127. DAA 114 connects to the tip line 148
and ring line 150 of telephone line 22.
Host computer bus interface 300 provides a commu
nications path between data/fax/voice modem circuit
44 and host computer 24. Consequently, IBM PC-AT
compatible Industry Standard Architecture (ISA) inter
face specifications define the technical requirements for
host computer bus interface 300. The data/fax/voice
modem circuit 44 is configured to appear to the host
5,192,999
7
computer 24 as a communications circuit. Data/fax/
voice modem circuit 44 may connect to one of the
COM1, COM2, COM3 or COM4 ports of host com
puter 24 as provided in the ISA specification. Because
the preferred embodiment uses COM1 and COM2 inter
faces for other purposes with host computer 24 mother
board, either COM3 or COM4 are preferably used to
connect data/fax/voice modem circuit 44.
Digital signal processor RC244AT 102 comprises a
DTE (data terminal equipment) side 132 and a DCE 10
(data communications equipment) side 134. DTE side
132 integrates a 16450 compatible interface. The DCE
side 134 is connected to the IA10464 chip 104. The
IA10464 chip 104 converts digital signals to analog
signals and vice versa. The RC224AT processor in 15
cludes an expansion bus 138 that permits connecting, for
example, fax/voice modem 106, ROM device 108 and
RAM device 110.
In the preferred embodiment, components of the
data/fax/voice modem circuit 44 satisfy various impor 20
tant industry standards. For example, V.22 bis data
modem 104 satisfies CCITT requirements, and is com
patible with V.22 A/B, Bell 212A, Bell 103 and sup
ports the Hayes “AT” 2400B command set. Fax/voice
modem 106 facsimile portion satisfies the CCITT V.29, 25
V.27ter, T.30, V.21, T.4 and Group 3 requirements for
facsimile transmit/receive with class I software sup
port. The voice portion of fax/voice modem 106 has the
ability to perform voice mode transmit/receive with
DTMF generation/reception and is connected with an 30
8 kilobyte RAM for data buffering.
The V.22 bis data modem 104 includes necessary
circuitry for associating IA 10464 chip 104 with DAA
(Data Access Arrangement) interface 114. Other perti
8
that sampling at 9600 samples per second generates,
data compression is necessary. A compression algo
rithm, ADPCM (i.e., Adaptive Differential Pulse Code
Modulation), is used to compress and decompress data
for these purposes. Using ADPCM algorithm reduces
the amount of data that needs to be stored or played
back. The ADPCM algorithm can be used to decom
press previously compressed data for playing a message
or to compress data to record a message. Thus firmware
contained in ROM 108 may act with the host software
to move a block of compressed data from memory to
generate an outgoing message and then record an in
coming message. This permits workstation 10 to act as
a telephone answering machine.
Because the ADPCM algorithm compresses a large
amount of data, however, it is necessary to temporarily
store the uncompressed data. RAM 110 holds the un
compressed blocks of data in temporary storage for this
purpose. The data/fax/voice modem circuit 44 cir
cuitry uses part of the nonvolatile memory to store user
configurations and phone numbers.
DAA 114 complies with 15 C.F.R. 68, which speci
fies the electrical circuitry requirements for interfacing
telephone lines. DAA 114 permits the data/fax/voice
modem circuit 44 connections to telephone line 22 to
satisfy these telephone requirements. In the preferred
embodiment, DAA 114 is wet transformer-based, re
quiring a small DC current to activate the transformer.
The DC current is generally taken from telephone line
22. The DAA 114 transformer is a 600 0-to-600 (?,
1-to-1 current transformer. DAA 114 includes a voltage
suppressor circuit, hook control line 142, and ring de
tect line 144.
Hook control line 142 and ring detect line 144 are
nent details respecting V.22 bis data modem 104 are 35 basic to the DAA 114 interface. Hook control line 142
provided below in connection with the description of its generates an on/off hook signal to report the status of
schematic diagram. V.22 bis data modem 104 operates the connection with telephone line 22.
in a full duplex mode for the transmission of data.
The data/fax/voice modem circuit 44 also contains
Fax/voice modem 106, in the preferred embodiment, audio input connection 120 and audio output connec
is an R96DFX, manufactured by Rockwell Interna tion 122. These communicate analog signals between
tional for both facsimile and voice modem capabilities. other portions of the telecommunications circuitry. 12
The R96DFX chip supports a CCITT standard T.30 or and the audio multimedia circuitry 18 and the data/
T4 type interface, and contains firmware to produce , fax/voice modem circuit 44. This permits the user to
discrete packets of digital information. Fax/voice direct a message that is recorded or being recorded
modem 106 transmits this digital information to DAA 45 from data/fax/modem circuit 44 to audio multimedia
114 in a half duplex operation mode.
circuitry 18 for playing on the workstation 10 chassis
Receive data on line 124 from DAA 114 is connected
to the V.22 bis data modem 104 and fax/voice modem
As an additional example, the microphone input 76 of
106. Only one modem receives at a time. When V.22 bis audio multimedia circuitry 18 may be switched into the
data modem 104 is selected to receive, for example, 50 telecommunications circuitry 12 through audio input
fax/voice modem 106 sits idle, and vice versa. Switch connection 120. This provides an auxiliary input, such
ing between V.22 bis data modem 104 and fax/voice as a microphone signal, to go to fax/voice modem 106
modem 106 may be performed by the operator through and out to telephone line 22. This permits the data/fax/
host computer 24 control to data/fax/voice modem voice modem circuit 44 to join with the audio multime
circuit 44. Transmit analog signals come from each 55 dia circuitry 18 to provide the user with a high-quality
modem depending on the modem that the operator speaker telephone having many functional capabilities
enables.
heretofore not available.
Fax/voice modem 106 produces digitized data from
Tip line 148 and ring line 150 provide a telephone line
the voice signals it receives, and produces audio signals 22 interface for DAA 114. In these two lines, current
from digital data files. This permits a user to play back flows in a closed-loop for telephone line 22 communica
a recording for transmission across telephone line 22. tions. Receive data line 124 takes the same signal that
ROM 108 in data/fax/voice modem circuit 44 stores
may go to the audio output connection 122 and directs
necessary data to perform these functions. A portion of it to the speaker circuit 116. Speaker circuit 116 is con
ROM 108 is also allocated to support necessary memory trolled by Hayes A/T command set to permit the user
functions for the fax/voice modem 106 interface with 65 to turn the speaker on and select three different volume
the remainder of data/fax/voice modem circuit 44.
levels: low, medium and high. The preferred embodi
The voice data is sampled at a sample frequency of ment also permits the user to plug in an external speaker
9600 samples per second. Because of the amount of data to the speaker line at external speaker connection 127.
speaker 90.
-
-
-
-
-
9
5,192,999
10
FIG. 3 provides a block diagram of television circuit dedicated cabling, and reduced frame rate video phone
46 of a preferred embodiment of the present invention. conferencing over a local area network. Additionally,
Input circuit 174 includes a cable-ready TV tuner cir uses such as security monitoring, in-office reception of
cuit and an input from an external video source. Input presentations and classes and television news, financial
circuit 174 is powered by an independent high voltage 5 network monitoring, and entertainment are also possi
circuit 178. Input circuit 174 is connected to decoder ble using television circuit 46 in the preferred embodi
190 and Orion 202 via I2 (§) bus 176. The I2C(R) bus 174 ment of the present invention.
provides for programmed control of the major compo
The motion video signal may be of two formats:
nents of television circuit 46. In particular, in the input baseband NTSC and RF modulated NTSC. In other
circuit it provides for channel selection of the tuner 10 words, the user may plug in a VCR, camcorder, laser
circuit. PC®) bus is a patented bus structure owned by video disk player, antenna, cable TV or any signal com
Phillips Corporation.
Coming from input circuit 174 are CVBB0 and
patible with these. There is also an audio input which
would come from a VCR type device. Host computer
CVBB1 signals 182, TV audio signal 184 and VCR 24 video from a VGA circuit may also be input to tele
audio signal 186. The signals on lines 182 for CVBB0 15 vision circuit 46, as well as internal digital color infor
and CVBB1 go to decoder 190. Output from decoder mation from a host computer 24 graphic card. The
190, includes analog control signal, ANCTL 192, and mixed video is output to an analog monitor, such as
decoded Video signals 194. In addition to signals 194 of VGA monitor 26. In the preferred invention, audio is
BC, BY and DV from decoder 190, P and FC signals fed through audio multimedia circuit 18 and output to
196, PC® bus 176, and bus, SA, and LA signals 198 go 20 chassis speakers. Television circuit 46 may also be used
to Orion 202. FC line 200 also connects to processor independently with an onboard amplifier that outputs to
222. Also, SD line 204 connects to Orion 202.
a speaker. Digital still image data may be loaded into
Orion 202 provides output signals RCON and MA television circuit 46 from host computer 24. This data
210 to VRAM 220 and CD and CY signals 208 to may be a picture from a multimedia application and may
VRAM 220. PMCS16/signal 212 feeds from Orion 202 25 come from an electronic mail or local area network.
Also, in association with television circuit 46 of the
into host interface 244. Also, PRDY signals 216 from
Orion 202 goes to host interface 244. Finally, BNDBL present invention may be circuitry for full speed tele
and DACL signals from Orion 202 feed to processor conferencing of telephone signals and video images
222. Video processor 222 outputs include I2C (8), signals using a dedicated cable network. A video telephone
to Orion 202 and REDO, GREENO and BLUEO sig- 30 circuit may also be supported using the combination of
nals 232 to output 226 and DAC signals 223 to audio television circuit 46 and data/fax/voice modem circuit
circuit 224. Output circuit 226 receives REDO, 44 over a local area network.
GREENO and BLUEO signals 232, KEYO signals 218,
FIG. 4 illustrates a block diagram of the circuit that
LINEOUT signals 238, and AMPOUT signals 234 and
combines the AM/FM tuner circuit 48 and infrared
as teleconferencing over a local area network possible.
AM/FM tuner circuit 48 includes AM/FM tuner 256
transmits video signals 236 to VGA monitor 26. Audio 35 remote control circuit 50 portions of the telecommuni
output circuit 224 receives digital analog control signals cations circuitry of the present invention.
223, TVAUDIO signal 184, analog control signal
For receipt of AM/FM radio transmissions, FM an
ACNTL 192 and VCRAUDIO signal 186 to generate tennae 250 and AM antennae 266 mount to chassis 20
LINEOUT signal 238 and AMPOUT signal 234, as and connect to antennae connections 252 and 268, re
previously stated.
40 spectively. Antennae connections 252 and 268 provide
Television circuit 46 is an IBM PC-AT compatible radio frequency signals to AM/FM tuner 256. PLL
single slot add-in circuit that is placed on an add-in card frequency synthesizer 254 receives frequency input
that integrates full motion video and audio with per commands from 8742 programmable 8-bit processor
sonal computer 24. Computer 24 is required to have a 262 and controls the tuning of AM/FM tuner 256.
VGA or SVGA graphics card and analog black and 45 AM/FM tuner 256 sends audio data to audio bus
white or color monitor. A user provides a video source connection 258 via analog switch 270. Analog switch
like an antenna or VCR to the card which transforms
also receives control signals from 8742 processor 262
the incoming video signals onto monitor 26 display, and provides line level audio to multimedia audio con
mixing the new video with the traditional PC display. nector and volume circuit 272. Volume circuit 272 also
Attributes of the input image such as channel, image 50 receives 126 bus signals and control signals from 8742
size, cropping, color, contrast, volume are varied via processor 262. Outputs from volume circuit 272 go to
the computer through the user interface programs. TV power amp 274. Power amp 274 drives speaker out
circuit 46, in addition to providing live video, is a high connection 278. Line out connection 276 goes to head
resolution true-color still image display and capture phones 330. Speaker out 278 signals go to speakers 280
card. Vivid still images may be displayed on the video 55 and 284. Also communicating with 8742 processor 262
monitor 26, mixed with video signals from host com is remote control circuit 50. The 8742 processor 262
puter 24, and saved to a disk for less cost than with interfaces host computer 24 at host bus 300 for control
known circuitry. This feature makes applications such and data transmission.
Television circuit 46 provides a user accessibility to live 60 capable of both preset and manual tuning. Seek and scan
video and high quality still images through an easy to functions may be programmed into AM/FM tuner 256
use computer interface.
for AM and FM channel selection. AM/FM tuner 256
Hardware of television circuit 46 is configured to run provides a readable lock signal once a frequency is
under DOS, or a graphical user interface software pack detected and reports this information to 8742 program
age, such as Windows 3.0 or Multimedia Windows. 65 mable 8-bit processor 262.
The AM/FM tuner 256 consists of the AM and FM
Possible uses for television circuit 46 include, video tape
training, interactive software with video laser disk con sections that are controlled by external tuning voltages.
nection, sales kiosk, full speed teleconferencing using Selection of AM or FM activates an appropriate tuning
11
5,192,999
voltage, FMVCC or AMVCC, and the off switch dis
ables both Vcc supplies. In the preferred embodiment,
AM/FM tuner 256 is a TFTCI tuner module manufac
tured by ALPs. AM/FM tuner PLL frequency synthe
sizer 254 generates a tuning voltage for a given station
(AM or FM) based on the phase difference between the
PLL reference frequency and AM/FM tuner 256 fre
quency. This tuning voltage difference controls the
AM/FM tuner 256 frequency. When the PLL fre
quency synthesizer 254 and AM/FM tuner 256 are in
phase, the tuning voltage remains at a fixed level and
the tuner is “locked.” When the PLL synthesizer 254
and local oscillator in tuner 256 are not in phase, tuning
voltage is adjusted to change the AM/FM tuner 256
frequency and bring the AM/FM tuner 256 back into a
“locked” condition. Based on control signals from 8742
programmable 8-bit processor 262, host computer 24
loads PLL frequency synthesizer 254 with the fre
12
controller 316. Output from 7:1 mixer 70 goes to volu
me/tone control circuit 318, which also receives direct
input from serial bus controller 316. Volume/tone con
troller 318 inputs to line out connection 320 for headset
10
15
connection 330 via switch 324. Alternatively, from
switch 324 volume/tone control output goes to power
amplifier 326. Speaker output 328 receives output and
transmits speaker signals to external speakers 125 and
126 or internal chassis speaker 90 via connector 336.
A/D-D/A converter 32 receives input through mi
crophone input 76 and via microphone interface 77
from microphone 332, or mixer 70, as well as input from
host computer interface 300.
Sound synthesizer 33 for audio multimedia circuitry
18 provides realistic sound from workstation 10. The
preferred embodiment of the audio multimedia circuitry
18 uses as sound synthesizer 33 a Yamaha YM3812
device that may operate in three voicing modes. The
quency to which it must lock.
first mode comprises a nine sound simultaneous voicing
Remote control circuit 50 for workstation 10 utilizes 20 mode; the second mode utilizes six melodies and five
infrared signal transmission to permit device and chan
nel selection. Device selection may include, for exam
ple, television circuit 46, AM/FM tuner circuit 48,
CD-ROM 28 from audio multimedia circuitry or data/
fax/voice modem circuit 44 and telephone line 22. Re 25
mote control circuit 50 may also control the MIDI 30 of
telecommunications circuitry 12 and permit the user to
program answering machine functions through data/
fax/voice modem circuit 44. Additionally, remote vol
ume control of various sound sources from workstation 30
10 is possible using the remote control device. Channel
selection may also occur within a particular device
selection, such as channels for television, radio chan
nels, or compact disk channels.
During operation, the 8742 programmable 8-bit pro
35
cessor 262 controls host interface 300 for remote con
trol functions as well as for AM/FM frequency tuning
functions explained above. The 8742 programmable
8-bit processor 262 constantly samples the infrared de
tector for unique coded values that control operation of 40
the interface. The 8742 maintains a 64-byte FIFO for
multiple keystrokes and interrupts the host computer 24
for servicing.
FIG. 5 illustrates a block diagram of an audio multi
media circuitry that performs the multimedia functions 45
for the preferred embodiment of the present invention.
Multimedia facilities available to the user include an
audio CD player, an audio control center, a digital
audio recorder, a music synthesizer, and on-board ana
log audio mixing capabilities. The audio multimedia 50
portion of the multimedia communications workstation
comprises a CD-ROM and the audio multimedia board.
Referring to FIG. 5, the block diagram illustrates the
connection of host computer 24 interface 300 between
internal connections 302 and external connections 304. 55
Internal connections include a connection 344 from the
audio portion of television circuit 46, connection 306
from AM/FM tuner circuit 48 and telephone connec
compatible with AdLib (R) and Sound Blaster @ hard
The 8-bit D/A-A/D converter 32 performs linear
PCM sampling. Sample rates from 1 kHz to 48 kHz are
available for DMA or programmed I/O data transfer.
An interrupt is provided for buffer management. DMA
state machine 315 runs the data handling for A/D-D/A
converter 32. It provides synchronized data transfer
capabilities without processor intervention. Analog
input to A/D-D/A converter 32 is connected from
microphone input 76 or mixer 70. Microphone input 76
mounts on the rear panel of the chassis to allow audible
Ware.
interaction between the user and audio multimedia cir
cuitry 18. Microphone input 76 may also interface one
input of audio switch 334 through voltage controlled
amplifier 336.
The SCSI interface 310 provides DMA transfer of
8-bits and PIO transfer of 16-bits with interrupts to
control the CD-ROM 28. Data transfer rates with the
SCSI interface 310 are up to 4 MBs per second. SCSI
interface 310 includes a 128-byte FIFO and a SCSI bus
with an 8-byte FIFO. In the preferred embodiment of
the present invention, the SCSI interface utilizes a con
troller manufactured by Adaptec, known as the Adap
tec AIC-6260 SCSI controller. This is a second genera
tion SCSI controller with automatic selection and rese
lection of SCSI sequences which are performed by
hardware to reduce the host processor intervention
during SCSI device activity. The SCSI controller for
CD-ROM use, etc. includes a connector for an external
SCSI device and a header for a CD-ROM. The SCSI
tions 308 and 309 from Data/Fax/Modem 44. These
interface of the preferred embodiment may support up
to seven SCSI devices, including asynchronous and
synchronous SCSI devices. The Adaptec AIC 6260
SCSI controller utilizes software available from Adap
connect directly to 7:1 mixer 70. SCSI interface 310
communicates through SCSI internal connection 317.
MIDI interface connector 314 provides an external
communication path via external connections 304 to
Musical Instrument Digital Interface (MIDI) 30.
Along with inputs from AM/FM tuner circuit 48 and
Data/Fax/Modem 44, 7:1 mixer 70 receives inputs from
sound synthesizer 33, A/D-D/A converter 32, CD
ROM 28, aux input 72, TV Tuner 46 and serial bus
rhythm sound voicing modes. The five rhythm sound
voicing modes include a bass drum, a snare drum, a
tom-tom, a top symbol and a high-hat symbol. The third
voicing mode utilizes a composite sine wave speech
synthesis mode. Sound synthesizer 33 also comprises a
built-in low frequency oscillator for vibrato and AM
effects. Sound synthesizer 33 utilizes software that is
tec for DOS, OS/2 and UNIX environments and soft
65
ware drivers.
The CD-ROM 28 at internal connection bus 302 and
mounted on chassis 20, is capable of sustaining full
memory of the host processor. The CD-ROM drive of
bandwidth data transfer from the CD-ROM to main
13
5,192,999
14
the multimedia processing circuitry of the present in
vention includes a controller circuit and cabling. The
computer 24 bus, and decode circuit 406 decodes the
address information.
CD-ROM drive includes a 64K buffer, with a second
seek time, capable of sustained 150 KB/second data
transfer rate and is made reliable to a level of 10,000
5
hours mean time between failures.
Musical Instrument Digital Interface (MIDI) 30 may
associate with various musical instruments capable of
generating electronic signals. The MIDI interface com
prises three connectors: a MIDI-in, a MIDI-out, and a
MIDI-through connector. The device contains integral
FIFO, 128-byte receive and 16-byte transmit capability,
and includes timer/counters for MIDI interface opera
tions. Software to support the MIDI 30 is available
through many sources including Voyetra Technologies
of Pelham, N.Y.
10
15
-
the Multimedia Windows @ operator interface pro
sized music, and other multimedia functions. The Multi
25
media Windows software has support for 256 color,
high resolution images on a standard VGA display.
Audio multimedia circuitry 18 also permits stereo
auxiliary input for user convenience through aux 1 72.
This permits the user to integrate other audio sources as
an element of a multimedia presentation. Such sources
may include another CD player, a cassette player, a
30
the user can store this configuration. There are several
different types of commands which can be set to pre
load configurations when workstation 10 is initially
turned on. The configuration is determined by the user.
The expansion bus 138 address bus and expansion bus
data bus lead from RC224AT/2 102. The expansion
data bus is multiplexed with the address lines to save
pins. A cycle takes place for reading the address and
data bits from expansion bus 138. On the first part of the
cycle, address bits are latched to extract address infor
mation. On the second part of the cycle, data bits are
sampled for data.
Expansion bus interface 138 for communicating ad
includes a 74LS373 434 which latches the address at the
35
first part of the cycle. After this occurs, the data lines
AD [7:0} are now free to transfer data.
The expansion bus interface PAL 436 decodes the
address ranges for ROM 108 accesses, RAM 110 ac
cesses, or fax/voice modem 106 accesses.
stereo input from CD-ROM 28, monaural input from an
A/D-D/A converter 32, monaural input from a sound
FIG. 9 illustrates data modem 104 which comprises
support the MI (9:1] lines coming from the RC224AT.
The IA10464 chip 412 has D/A converters and A/D
converters to generate DTMF tones for the data
modem in a modulation sequence to support CCITT
V.22 BIS standards. The necessary hardware and code
for these functions are embedded in IA10464 chip 412.
The IA10464 chip 412 includes transmit data line,
IA10464 chip 412 for integrated analog functions to
synthesizer 33, stereo input from AM/FM tuner circuit
48, monaural audio input from television circuit 46,
stereo input from aux 1 72 connection, and monaural
input from telephone line 22 via data/fax/voice modem
circuit 44. Serial bus controller 316 controls the 7:1 45
mixer 70 in connecting the various inputs it receives.
Master volume/tone control 318 has selectable con
Switch 324 includes buffered amplifiers for buffering
the line output. Audio power amplifier 326 provides up
data/fax/voice modem circuit 44 active or not active,
dress and data bits from RC224AT/2 102 is shown in
ports up to 7 analog input signals and allows selection
for a combination of inputs. The inputs may include
trols operable through software, i.e. adjustable volume,
bass and treble levels and line/headphone fader control.
not to turn speaker on or off when the data/fax/voice
If the user desires to have the recording portion of
modem circuit 44 is energized.
FIG. 8. Referring to the address lines A [15:0] 408 and
data lines AD [7:0] 410, expansion bus interface 138
VCR or video disk.
Analog mixing control for audio multimedia circuitry
18 is provided by 7:1 mixer 70. The 7:1 mixer 70 sup
The RC224AT/2 102 is the primary bus interface for
connects to the ISA-type host computer 24 bus inter
face 300. From the RC224AT/2 processor lines MI9
through 1 communicate control signals. Address lines
include A (15:0} and data lines include lines AD [7:0].
Speaker control signals come from lines 430 to the
speaker external connection 127. For example, the
speaker interface portion of RC224AT/2 102 includes a
data/fax/voice modem circuit 44. RC224AT/2 102
number of internal registers for determining whether or
The MIDI in/out/through port connection 314 of
audio multimedia circuitry 18 allows connection to
external MIDI devices and offers a simple interconnec 20
tion with other workstations for a variety of purposes,
including synchronization or telecommunication.
The multimedia functions of the present invention use
gram to provide support for digital audio and synthe
-
Data buffer 404 buffers the data lines from the host
XMTDATA 414, off-hook control line, OHDATA 416
50 and talk data control line TLKDATA 418. The OH
DATA 416 indicates whether or not telephone line 22 is
connected to the modems. The TLKDATA 418 indi
to 2 watts/channel.
FIGS. 6 through 12 illustrate schematic diagrams of
cates whether an external telephone is switched in or
circuitry 12 of the present invention. In particular, FIG.
nect telephone line 22 so that when data modem 104 and
Normally, most users will use only one telephone
significant components of data/fax/voice modem cir 55 out.
line
22.
The IA10464 chip 418 permits the user to con
cuit 44 that comprise part of the telecommunications
fax/voice modem 106 are not in use, the telephone sig
nal passes through the circuit. This permits the tele
phone line 22 to operate as a normal telephone line. On
the other hand, when using the modem capabilities of
6 shows the host computer bus interface 300 and pro
vides the signal definitions necessary for the data/fax/
voice modem circuit 44 to interface with the ISA-type
host computer 24 bus. Data and control registers and bit
assignments for the modem circuit 44 are compatible
with the industry standard 16450 UART.
FIG. 7 illustrates how address selection and interrupt
selection is made by a dip switch 402. Table 1 shows
how to select the communication ports COM1, COM2,
COM3 and COM4 to interface data/fax/voice modem
circuit 44.
data/fax/voice modem circuit 44, either data modem
104 or fax/voice modem 106 takes over to switch out
the phone. Therefore, if data modem 104 or fax/voice
modem 106 operations take place in workstation 10, the
65
telephone line 22 cannot be used for telephone conver
sations.
FIG. 10 shows a schematic diagram for fax/voice
modem 106 which comprises R96DFX chip 438. It
5,192,999
.
16
FIGS. 13 through 21 detail the schematic diagrams of
15
includes a data line interface 410 for data bits AD [7:0],
address line 408 for address bits A [4:01], and read and
write and chip select lines 472. Other control lines asso
ciated with the R96DFX fax/voice modem 106 include
interrupts and reset lines 474. The R96DFX chip 438
has on board analog-to-digital and digital-to-analog
converters for use with the fax and voice portions of the
circuit. Outputs from R96DFX 438 include fax/voice
transmission line, XMTFAX 478, and EYEX, EYEY,
EYECLK, and EYESYNC lines 480. Fax/voice re
ceive line 482 and AUXIN line 476 provide input paths
to R96DFX chip 438. R96DFX 438 provides the capa
bility of transmitting data out as well as receiving data
on telephone line 22. R96DFX fax/voice modem is
manufactured by Rockwell International of Newport
Beach, Calif. and adheres to CCITT V.29 specifica
the major components of the television circuit.
174 detailed schematic shows how line level video and
audio enter a television circuit 46. Tuner module 774 is
a cable tuner module which converts cable or broadcast
television to baseband NTSC video. Connector J3 776
10
15
tionS.
FIG. 11 is a schematic view of the DAA 114. DAA
114 includes hook control line 142 and ring detect line
144. Hook control line 142 activates two relays to 20
switch the phone lines tip and ring into the circuit. Ring
detector 428 sits across tip and ring lines 148 and 150 to
monitor an incoming ring. The performance level that
data/fax/voice modem circuit 44 must satisfy with re
spect to the tip and ring lines 148 and 150 is specified in 25
15 CFR Part 68. DAA 114 causes data/fax/voice
modem circuit 44 to satisfy these requirements.
The TLKDATA signal 420 comes from the IA10464
and the talk data relay 422 activates the phone relay to 30
allow use of standard telephone for conversations. The
transmit data line 414 for the fax/voice modem 106 and
V.22 bis data modem 104 goes through a summing op
amp 424 to a single point and then goes directly into
transformer 426. Transformer 426 is part of DAA 114 35
and takes a DC signal from telephone line 22. Receiver
425 samples the phone data line 429 and subtracts the
transmit signals to derive receive data. The received
speaker circuits 446.
FIG. 12 is a diagram of the speaker circuit 116 and
shows the flow of receive signals labeled RXA from
line out signal level to audio multimedia circuitry 18 at
45
50
55
A/D converter 700 examines certain portions of the
analog wave form to perform automatic gain control
and blanking. The signals that DMSD 702 communi
cates to 8-bit A/D converter 700 are digital reference
signals that help the converter keep synchronous with
DMSD 702.
.
signals, including ACNTL for input source selection
and connections to DMSD 702 signals HSY and HC for
synchronization control.
The signal between 8-bit A-D converter 700 and
DMSD 702, selects the video and audio inputs from one
source or another. MCLKA/MCLK signals provide a
common clock signal between DMSD 702 and 8-bit
A-D converter 700 as generated by SSA9057 704.
PAL/NTSC decoder 190, which includes DMSD 702
and SSA9057 704, provides digital television capability
that can be seen through VGA monitor 26.
DMSD 702 includes a variety of inputs and outputs.
These inputs and outputs include VDD for power in the
digital component and VSS for the digital ground. LL3
provides a clock input and RESET input permits the
digital components to reset upon being powered up.
The clock generator SAA9057 704 provides a reset
signal and feeds that signal to DMSD 702. UV0–UV3
generate time multiplexed color difference signals com
prising 4 bits of UV intensity data. Data bits D1–D7
provide intensity information.
Along the bottom of the schematic for DMSD 702
Buffered RXA receive signals go through jack inter
face circuit 484. On one side of jack interface is an audio
output connection 122, and on the other side is an audio
input connection 120. Buffering received signal 120 by
op amp 118 allows the receipt of audio signals from
audio multimedia circuitry 18 into data/fax/voice
modem circuit 44 for ultimate output on telephone line
Power requirements for the data/fax/voice modem
circuit 44 include +5 volts at 500 milliamps, + 12 volts
at 20 milliamps, and — 12 volts at 80 milliamps.
standard decoder (DMSD) 702 and 8-bit A/D con
verter 700 provide isolation of the devices. The 8-bit
tions from A/D converter 700 include various control
119.
22.
allows direct NTSC input from the VCR. Input circuit
174 conditions and filters video signals.
FIG. 14 is a schematic diagram of the TV card de
coder section of the television circuitry 46 of a pre
ferred embodiment of the present invention. Beginning
at analog-to-digital converter 700, which is a TDA
8708, this device creates digital signals from analog
inputs CVBB0 712 and CVBB1 714. Filter circuit 716
provides an antialias filter to filter unwanted noise out
of the analog path and decouples components to keep
their signal levels correct. In the analog-to-digital con
version, it is important to keep digital signals away from
the analog signals. The digital signals are typically of
much greater intensity and may corrupt the analog
signals. Therefore, it is necessary to separate the
grounds and power of the digital noise from the analog
input signals. To achieve this, the combination of filter
circuit 716 together with ferrite beads, capacitors, and
inductors in the power supply nets of digital multi
Data bits D0–D7 of 8-bit A/D converter 700 provide
gain controlled or level adjusted representations in the
digital domain of the analog signals coming in the ana
log side. There is a simple one-to-one correspondence .
between the analog and digital domains. Other connec
data, RXA 124 is sent out to fax/voice modem and data
modern. At the same time, RXA 124 is sent to the
line 124. Using an MC14053 analog switch 440, the
data/fax/voice modem circuit 44 selects the right level
at which to activate output circuit 446 for sending out
put signals to the onboard speaker 117. Truth table 442
of FIG. 12 illustrates how to enable the speaker and the
levels that appear upon its enabling. Also external con
nection 127 permits the connection of an external
speaker. The external speaker that may be at connection
127 may be controlled just as internal speaker 117.
Optional Jumper 128 permits connection to internal
chassis speaker 90.
Receive signal RXA on line 124 gets buffered to a
.
FIG. 13 provides a detailed schematic diagram of
television circuit 46 input circuitry 174. Input circuit
65
appears HSY connection for the horizontal synchroni
zation control signal that tells 8-bit A/D converter 700
when blanking or other events are occurring inside the
horizontal line so the analog-to-digital converter knows
where it is in the digital transmission cycle. The VS and
17
5,192,999
BLN bits provide vertical synchronizing and horizontal
synchronizing signals as decoded by DMSD 702. XTLI
18
circuitry 750. Pull down resistor and capacitor circuitry
750 is added to increase the brightness from video pro
cessor 206.
FIG. 18 provides a schematic diagram of output cir
cuit 226. Output circuit 226 receives red, green and blue
232 and key signals 218 from video processor 206 at
multiplexer 752, which in the preferred embodiment is
chip 74HCT4053. Multiplexer 752 receives video input
232 from video processor 206 and PC video input from
and XTAL make an oscillator circuit with crystal X1.
Line LFC0 provides analog output from the DMSD
702 comprising a signal that keeps the SAA 9057 704 in
synchronous operation with the input video data. Signal
bits SDA and SCL provide serial data and clock respec
tively from I2C(R) bus 176 for program input to DMSD
702. BLN provides blanking signals to line 194. Line
IICSA controls internal address selection for the serial 10 an external VGA circuit via connector 524. Key signal
bus.
FIG. 15 provides a schematic diagram of the Orion
chip used in conjunction with the television circuit 46.
Orion chip 202 is connected according to its application
notes and provides scaling, windowing and other fea
tures of the television circuitry of the present invention.
It serves as a memory manager, a bus interface and
operates as a pixel processor to implement windowing
and scaling.
Although much of a Orion 202 connectivity is man
dated by its functionality, the present invention further
218 controls whether multiplexer 252 will direct televi
sion or computer output to output connector 592. Op
15
20
includes PAL 16R4 740 which permits the use of a
“Super VGA” circuit. PAL 16R4 740 takes one feed
back signal and allows pixel-by-pixel control of the
output video in any mode. “Super VGA" mode allows 25
a video resolution of 800 pixels horizontal by 600 pixels
vertical, whereas standard VGA resolution is 640 pixels
by 480 pixels. 74ALS245 chips 742 and 744 further
support this “Super VGA" mode.
The Orion chip can be programmed by several algo 30
rithms to direct output block 226 (FIG. 18) to switch
video sources. This switching occurs in real time and
results in “picture-in-a-picture” or overlayed video
output. Functional connections numbered 716 through
734 as illustrated on FIG. 15 are described in the appli 35
cation notes for the Orion part.
Orion 202 from the Chips and Technologies Corpora
tion provides an AT bus interface, handles the digital
Y:U:V video stream from DMSD 702 and manages
video memory and output switching. Picture size reduc
tion and cropping are achieved through memory man
agement. PAL 16L8 710 and 16R4 740 are added with
Orion chip 202. The PAL 16L8 fixes known bugs in the
Orion 202 circuit. PAL 16R4 740 implements higher
than-standard resolution modes for television circuit 46. 45
FIG. 16 shows the schematic diagram for VRAM
circuit 220. VRAM circuit 220 temporarily stores digi
tized video information. As a result, VRAM circuit 220
permits frame grabbing by temporarily storing a whole
frame of video information. VRAM circuit 220 operates
with Orion circuit 202 and permits operations such as
pixel selection and window reduction via bit manipula
50
tion.
FIG. 17 provides a detailed schematic diagram of a
digital-to-analog converter 746 and video processor 206 55
of a preferred embodiment of the present invention.
Digital-to-analog converter 746 and video processor
206, manufactured by Phillips, convert the digital video
from VRAM circuit 220 into Y.U.V analog data. In
association with D/A converter 746 is “1-shot” chip
74LS123 748. The “1-shot” chip 748 is a recommended
part to be used with Orion 202 and provides a pulse in
response to a received signal from the Orion. Output
from “1-shot” 748 goes to video processor 206 as an
analog step voltage signal. This provides a sandcastle 65
signal for use in recreating an analog signal from the
digitized input. Video processor 206 is the Phillips part
TDA4680 along with pull down resistor and capacitor
amp circuit 754 operates as a current mode amplifier
that serves as a video buffer to condition the signal and
give it more drive. The video out goes to monitor 26.
Filter circuit 758 connects to an unused video input
associated with video processor 206. Circuit 758 per
mits a third video input instead of only television input
and VCR input.
Line out signal 238 is provided for output to audio
multimedia circuitry 18 via connector 240, and amp out
238 provides an external speaker connection via con
FIG. 19 shows the audio output circuit 224 of the
nector 528.
television circuit 46 of the present invention. Audio
circuit 224 provides for variable amplified control and
amplified output within television circuit 46. Audio
output circuit 224 is unique in design in that while more
expensive parts may be available, audio output circuit
224 provides a simple and space economical solution for
television audio output.
-
The personal computer host interface circuit 300
detailed schematic is provided at FIG. 20. The combi
nation of switch 760 and chip 74LS682 768 allows selec
tion of an address range for television circuit 46 and
permits full operation of the Orion chip 202 according
to its application notes. The 74LS682 permits allocating
different portions of memory so that contention with
other cards in host computer 24 does not exist.
Feature connector 766 provides access to timing sig
nals that go to monitor 26, including digital information
about colors. Feature connector 766 permits connecting
Orion chip 202 with the VGA controller in host com
puter 24. It permits Orion 202 to know which colors are
on the VGA screen. This permits video switching on a
color-keyed basis. For example, any time the color red
is output by the VGA controller, this can be detected
by Orion .202 and the video output can be switched
from the controller output to the television output. If
the red area constituted a circle, then a circular window
of television picture would appear on the screen in
place of the red.
FIG. 21 provides a detailed schematic of power cir
cuit 178 associated with television circuit 46. Of particu
lar importance in power circuit 178 is diode and oscilla
tor network 770. This provides a boosted voltage for
regulation through zener diode BZX84-C33. This gives
a voltage level that is not standard for personal comput
ers and that is needed for input circuit 74. By generating
the necessary output of 30.5 volts at 0 to 3 milliamps on
board, the power circuit permits use of television circuit
46 in a wide variety of personal computer systems.
LM555 is a simple oscillator that is unique in that it
uses feedback from a regulator circuit to control the
oscillator frequency. Adjusting the oscillator frequency
controls the output voltage, keeping it within a desired
range.
5,192,999
19
Power circuit 178 is designed to minimize EMI radia
tion and video noise that degrades picture quality. High
voltage circuit 770 uses very few components and gen
erates little noise at little cost.
FIGS. 22 through 25 illustrate the schematics for the
AM/FM tuner circuit and infrared remote control cir
cuit. FIG. 22 provides a detailed schematic diagram of
the circuitry associated with the 8742 microcontroller
262 in the preferred embodiment of the AM/FM tuner
circuit 48 of the present invention. At the upper left 10
hand corner of FIG. 22 appears a 74F74 flip flop 464
which is designated U508 and which serves to divide
oscillator clock input from AT bus 300 by two. This
timing signal is fed into the 8742 microcontroller 262.
The 8742 microcontroller operates as an interface be 15
tween AT bus 300 and the tuner 48 and remote control
interface 300 on data lines SD [7:0]. All commands go
through buffer 27 and then to 8742 microcontroller 262.
PAL 275 will enable and pass an interrupt. User selec 20
tion of a system interrupt is provided by jumper 290. At
terminal J3 292 the interrupt can also be passed over to
audio multimedia circuitry 18. This circuit provides
interrupt sharing with circuitry on the multimedia
board as part of the present invention and would not use 25
interrupt select 290.
Connector J9294 provides for external connection of
an aftermarket infrared detect circuit. The present in
vention, however, provides a connection for internal 30
infrared detect circuit via jumper J8, 280.
PAL 286 serves to decode address information asso
ciated with AM/FM tuner circuit 48 and infrared re
mote control circuit 50.
The AM/FM tuner 48 and infrared remote control
TABLE 1
I/O Address Cycle Type
Register Description
0240 (0250)
0241 (0251)
Read/Write
Write only
Code
Function
Host Action
FC
Interrupt Status Register
Read Data
FB
thru FO not assigned
-
EF
Off/On, AM/FM tuner
N/A
EE
ED
Write AM or FM band select
Read AM or FM band select
Write Data
Read Data
EC
EB
EA
E9
Read station lock status
Write station multiplier
Read station multiplier
Station scan up
Read Data
Write Data
Read Data
Write Data
E8
Station scan down
Write Data
E7
AM/FM interrupt acknowledge,
Write
E6
thru E0 not assigned
-
DF
Valid IR code detected, i.e.
35
45
-
Read Data
status bit and bytes currently
in FIFO
DE
50 functions. 74LS245 271 is a buffer for the host bus
circuit 50 are controlled by 8742 programmable 8-bit
processor 262. AT bus interface 264 uses a command
and data register protocol to access the 8742 processor
262. The hex address map for the AM/FM and infrared
control board is listed for reference in the following
table. The primary address is listed first and the alter
nate is listed in parentheses. The board address is
jumper selectable.
20
TABLE 2-continued
Read valid IR command code,
read data out of FIFO
Read Data
DD
IR interrupt acknowledge
Write
DC
thru D0 not assigned
-
FIG. 23 provides a detailed schematic diagram of
circuitry associated with phase-lock-loop 254. Chip
LM317 288 is a voltage regulator which brings in 12
volts and generates 8.2 volts for the phase-lock-loop 254
circuitry in the AM/FM tuner 256. Phase-lock-loop 254
provides for control selection of AM and FM radio
stations. Phase-lock-loop 254 responds to input radio
frequencies and generates a plurality of outputs that
directly connect to the AM/FM tuner. In the preferred
embodiment, phase-lock-loop 254 is part number
TSA6057T.
Phase-lock-loop frequency synthesizer 254 generates
a tuning voltage for a given station (AM or FM) based
on the phase difference between the phase-lock-loop
reference frequency and the tuner module 256 local
oscillator frequency. This tuning voltage controls the
tuner module 256 local oscillator frequency. When the
phase-lock-loop 254 and AM/FM tuner 256 are in
phase, the tuning voltage remains at a fixed level and
tuner 256 is “locked.” When phase-lock-loop 254 and
the AM/FM tuner 256 local oscillator are not in phase,
the tuning voltage is adjusted to change the local oscil
lator frequency and bring tuner 256 back into a
“locked” condition.
FIG. 24 provides a detailed schematic drawing of
circuitry associated with AM/FM tuner 256. AM/FM
tuner 256 receives-AM, antenna input via AM antenna
268 and FM antenna input via antenna 252. The AM
AM/FM/IR data register
AM/FM/IR command register
An interrupt line, IRINT, is sent to the audio multi
media circuit at connector 292. A logic “1” in either of 50
the two LSBs of an 8-bit interrupt status register indi
cates whether the infrared detector or AM/FM tuner
need servicing.
antenna 266 and FM antenna 250 are connected to the
tuner 256 via a twin coax connector 296. AM/FM tuner
256 generates two outputs comprising audio levels left
and right. These outputs go through analog switch 270
which goes either to audio multimedia circuitry 18 via
J1 448 or to volume control circuit 272. Circuitry 259
provides additional control for the selection of AM or
FM receive and turns on the power to the AM or FM
The commands for the AM/FM tuner and infrared
remote control devices are listed below for reference. 55
The table contains 8-bit command values for the 8742
side of the tuner circuit 256.
controller 262. The host interface 300 issues the code as
AM/FM tuner module 256 contains two tuners
an I/O write to the command register and then per
whose local oscillators are controlled by an external
tuning voltage generated by PLL 254. The ON signal
249 enables or disables the power supply to the selected
tuner. AM signal 247 selects which tuning section, AM
forms the action for completing the command code, i.e.,
read or write to the AM/FM/IR data register.
TABLE 2
Code
FF
FE
FD
Function
Reset & initialize all
external hardware, i.e. AM/FM
tuner & IR remote controlier
Reset & initialize AM/FM tuner
Host Action
N/A
N/A
switch 270. The selected audio output then goes to the
multimedia circuitry 18 and the volume control 272.
Reset IR remote controller
N/A
onto the station's frequency an interrupt can be gener
only
or FM, will be powered and enables/disables the appro
priate audio outputs from the tuner 256 via analog
65
When a station is tuned in and the PLL has “locked”
5,192,999
21
ated, either directly via jumper 290 or through the mul
22
electrical isolation between host interface 300 and the
timedia circuitry 18 via connector 292. This can be used
to inform the host computer 24 that further action may
be required, such as volume unmuting or station display
update.
rest of the multimedia circuitry 18. PAL 303 provides
some address decoding for functions of the multimedia
circuitry as well as controls the enabling of the output
FIG. 25 illustrates the circuitry associated with con
troller TDA8421 272 which provides a speaker volume
control, and treble and bass controls for the amplified
speaker output 278. TDA8421 controller 272 is con
trolled by 8742.262 to select the volume level and the
speaker output and line out signals from AM/FM tuner
circuit 48. TDA8421 controller 272 controls the signal
level at line out connection 276. This output can be
connected to an external amplifier or recording device.
Power amplifier, TDA1519AU 274 takes the output
signal from TDA 8421 controller 272 and amplifies it to
drive two speakers that connect at jack 278.
FIG. 28 shows the host computer interface 300. This
FIG. 29 provides a detailed schematic drawing of
sound synthesizer 33. The sound generator interface 33
of FIG. 29 uses a Yamaha YM3812 in the preferred
embodiment. The FM sound generator chip is program
FIG. 26 is reserved.
of data buffer 311.
interface is fully IBM PC-AT compatible.
10
mable by internal registers. Three modes of sound gen
eration are possible: simultaneous voicing of 9 sounds is
15
-
FIGS. 27 through 40 provide detailed schematic
diagrams for the combination of audio multimedia 18
and certain related telecommunications circuitry 12 of a
preferred embodiment of the present invention. Specifi
cally, FIGS. 27 and 28 are related to the interface re
quirements, FIGS. 30 through 33 detail the telecommu
nications subsystems 12 and FIGS. 34 through 40 detail
audio multimedia circuitry 18.
mode. There is also a built-in vibrato oscillator with an
20
25
There are 2 telecommunications functions which are
included as an integral part of the audio multimedia
implementation because of their close inter-relationship.
The first telecommunications interface is a Small Com 30
puter Systems Interface, SCSI 13. This is a general
purpose digital interface widely endorsed in the com
puter industry and most commonly used to support
mass storage device. In this particular application the
mass storage device of choice is a Compact Disc player,
CD 28. The SCSI interface 13 provides operational
control of the CD player.
This Compact Disk device is specially adapted to
handle both digital data media (disks) as well as digital
audio media, thereby allowing it to function as a data
retrieval device as well as an audio reproducing device.
Because this device can handle digital data media, it is
also referred to as a Compact Disk Read Only Memory
device or CD-ROM. It is because of its audio reproduc
tion capabilities that this device is an integral part of the
audio multimedia implementation.
35
45
The second telecommunications function related to
the audio multimedia implementation is a Musical In
strument Digital Interface, MIDI 30. MIDI is a well
established industry standard digital interface for con
one mode, a second mode provides 6 melody sounds in
conjunction with 5 rhythm sounds (the 5 rhythm sounds
are bass drum, snare drum, tomtom, top cymbal and
high hat symbol); and thirdly there is a speech synthesis
50
amplitude modulation oscillator. Software compatibil
ity for commercially available sound generator hard
ware requires I/O addresses of 0388 hex and 0389 hex.
The Yamaha application on manual for the YM3812
provides register descriptions and additional informa
tion sufficient for the purposes of the present invention.
The internal parts of sound synthesizer 33 are func
tionally divided into nine blocks to perform various
functions. The blocks include the (1) register array; (2)
phase generator; (3) envelope generator; (4) operator;
(5) accumulator; (6) vibrator oscillator/amplitude mod
ulation oscillator; (7) timers; (8) data bus controller; and
(9) timing controller.
The register array controls sound synthesizer 33. The
phase generator receives and accumulates phases from
the register array, thereby calculating a phase at each
time step. The envelope generator generates an enve
lope and modulation index for each sound. The enve
lope generator also receives instructions for such items
as slope and offset from the register array to generate an
envelope. The operator receives phase information
from the phase generator and envelope information
from the envelope generator, and calculates the period
and magnitude of operation. The accumulator is used to
accumulate each sound at each sampling time in order
to convert data to match the D/A converter. Low
frequency oscillators control vibrato and amplitude
modulation. The oscillation frequency is 6.4 Hz for
vibrato and 3.7 Hz for amplitude modulation. Two
types of timers are provided for general purpose long
and short periods. Data bus control and timing control
are also provided.
FIGS. 30 through 32 provide detailed schematic
drawings for the SCSI interface 310 of the present in
necting musical instruments and controllers. The data
communicated via MIDI controls the generation of
sounds, i.e. selecting the sound's attributes such as tim
bre, pitch and envelope and then turning the sound(s) vention. FIG. 30 shows the SCSI controller 310, FIG.
on/off/up/down. While this information itself is not 55 31 shows the SCSI bus interface 3 7, and FIG. 32 the
audio it can be used to create audio in the multimedia
BIOS ROM 329 and option switches 331 for the pre
circuitry with the aid of software to convert the MIDI ferred embodiment.
information into the appropriate programming of the
The SCSI interface 310 of FIG. 30 is a single chip
sound synthesizer 33 to create an electronic musical controller and is ranked as a second generation SCSI
instrument.
chip. The hardware provides a 128 byte FIFO for data
FIG. 27 shows the clock generation for the A/D bus and an 8 byte FIFO for SCSI bus transfers. The
D/A converter. The master sample rate clock of 44.1 SCSI interface 310 supports both synchronous and syn
KHz can be generated either by an oscillator 350 or via chronous bus transfers. Automatic selection and rese
a PAL 35 which divides a 14.318 MHz clock which is
lection of SCSI sequences are performed by the hard
available from host interface 300. PAL 351 divides the 65 ware to reduce the need for host processor intervention.
14.318 MHz by 325 to yield 44.056 KHz.
The SCSI controller can support data transfer rates of
FIG. 27 also depicts a group of buffers for address up to 4 megabytes/second. The SCSI interface 310 will
312, control 313 and data 311. These buffers provide support internal and external devices.
5,192,999
23
24
2, and 38F timer control register. Alternate addresses
SCSI interface 310 is a single-chip adapter for host
computer 24 that provides low-cost connectivity to
multiple SCSI peripherals. SCSI interface 310 supports
8-bit DMA or 16-PIO transfers with the host computer
24. Supporting up to eight simultaneous I/O tasks the
SCSI interface of the preferred embodiment is part
number AIC-6260 manufactured by Adaptec, Inc.
Adaptec provides a software DOS manager and sev
eral drivers for SCSI devices. The CD-ROMs, hard
disks and tape drives are currently supported by Adap
tec with software drivers. The Adaptec reference guide
for the AIC-6260 preferred embodiment provides regis
ter descriptions appropriate for the purposes of the
are not selectable.
FIGS. 35 through 37 show the detailed schematic of
A/D-D/A converter 32 and DMA state machine 315.
FIG. 35 shows the A/D-D/A converter 32 detailed
schematic, FIG. 36 shows the digital-to-analog output
filter for D/A-A/D converter 32. FIG. 37 shows the
converter controller or DMA state machine 315 that
controls converter 32.
10
present invention.
FIG. 33 illustrates the detailed schematic for MIDI 15
interface 30 of the preferred embodiment. MIDI 30 is
comprised of a single channel synchronous communica
tions element (ACE) capable of buffering up to 16 bytes
of data for transmission and up to 128 bytes of data on
reception. MIDI 30 contains an integral FIFO thresh
20
old trigger level that is programmable able to 1, 4, 8, or
14 bytes. Internal registers allow programming of vari
ous types of interrupts, modem controls, character for
mats, and data rate. The MIDI 30 is a software oriented
device using a three-state, 8-bit, bi-directional data bus. 25
In the preferred embodiment, MIDI is the Yamaha
3802.
The MIDI interface 30 of FIG. 33 is very similar to a
serial port. The only differences are a fixed clock rate of
31,250 baud (which is derived from the 14.318 MHz bus
FIG. 35 illustrates A/D-D/A converter 32 that con
a single chip. The interface supports direct programmed
I/O and DMA access. While programmed I/O is simple
to handle, DMA provides for a more consistent sample
rate with resulting better fidelity. It is not possible to
support simultaneous DMA of both A/D and D/A. If
sists of an 8-bit A/D converter and a D/A converter in
30
signal oscillator), and the electrical interface, an opti
cally isolated 5 milliamp current loop. Three connec
tions are provided, including MIDI in, MIDI out and
MIDI pass through. There is a single 6-pin mini-din
concurrent operation is required, it can be achieved by
running one direction DMA and the other programmed
I/O. Two I/O ports are provided, I/O port 332 con
trols the DMA parameters and returns the status. The
second allows direct access to the digital data for the
converters 32.
The following are the definitions for the control port 322 bits for DMA control of A/D-D/A converter 32:
Bit 7 is the enable DMA analog-to-digital converter.
When set, this bit starts the A/D converter sampling.
The sample rate is selected by the setting of bits 3 and 4
and the programming of 8254341 timers 0 and 1. When
a conversion is complete, a DRQ will be sent to the
host. This will result in the data being transferred to the
host.
Bit 6 enables the DMA digital-to-analog conversion.
When set, this bit initiates a DRQ to the host for trans
mission of the first byte of data for the D/A converter.
will be requested at the appropriate time to support the
connector on the back of the multimedia board. A “Y” 35 When the converter has accepted this byte, a new one
cable will be necessary to make the actual MIDI hard
ware compatible connections. This “Y” cable is IBM (8)
PS1 (8) compatible. The MIDI interface is implemented
selected data rate.
Bit 5 is a continuous mode bit. When reset, the active
with a Yamaha YM3802 chip. The Yamaha chip is a
specific MIDI interface device with integral FIFO, (128
byte capacity input and 16 byte capacity output), a 14
bit counter/timer and several other MIDI specific func
tions. The Yamaha application manual for the YM3802
provides register descriptions and programming infor
DMA device will terminate activity when the terminal
count is reached. Terminal count is reached when the
host DMA controller detects and end of the current
mation for MIDI interface 30. Various Software drivers 45
are available for integration of the YM3802 into the
multimedia environment.
the driver to allow buffer wraparound at interrupt or be
-
FIG. 34 shows the detailed schematic diagram of the
clock generation circuit 343 necessary for the proper
operation of MIDI interface 30 and programmable
timer 341. Connections to other portions of audio multi
media circuit are as shown in FIG. 34.
FIG. 34 shows 82C54 programmable interval timer
circuit 341, which is connected to the inputs of the
sample rate selector multiplexer. If the rate selection is
set at 00, then timer 1 generates the sample rate and
Timer 0 generates the filter clock for the converter. The
timers should be set to run in mode 3, square wave
generator. The input clock is 10 MHz. This will yield a
wide range of possible sample frequencies. There is a
caution in that 10 MHz does not perfectly divide to the
desirable 44.1 kHz signal, but the error is only 0.1%
(i.e., 10 MHz/227–44.0528 kHZ). Timer 0 should al
buffer. When the terminal count is reached, an interrupt
will be generated. When set, an interrupt will be gener
ated at the terminal count, but activity will continue.
This mode is intended to complement the auto-initialize
mode on the DMA controller. It is the responsibility of
able to reconfigure the DMA controller for a new
buffer before the next DMA transfer occurs. Bits 4 and
50
3 control a multiplexer which selects the sample and
filter clocks. These two bits define the converter sample
rate as follows: —4 –3 defines sample rate set by timer
0 and 1; —4 +3 11.025 kHz; +4–322.05 kHz; and +4
+3 44.100 kHz.
55
Bits 2, 1 and 0 are not associated with the converters,
but are defined as follows:
Bit 2: TIMER 2 COUNT ENABLE. This bit is con
nected to the GATE 2 input of the 82C54. When set to
1 it allows the timer to run, when set to 0 it disallows the
timer to count. For further functions refer to the 82C54
programming specifications.
Bit 1: TIMER 2 INTERRUPT ENABLE. This bit
when set to 1 allows timer 2 to generate an interrupt
ways be programmed to produce an output which is not whose status is available in the main status register bit 5.
more than 25 times the frequency of timer 1. A value of 65 When this bit is 0, timer 2 interrupts are disabled and
20 times is recommended. The timers are programmed reset, and status bit 5 is reset.
according to the standard specification and I/O ad
Bit 0 is the audio amplifier enable bit. This bit enables
dresses are assigned 38C timer 0, 38D timer 1, 38E timer the power amplifier for the speakers. When set to a 1,
5,192,999
25
26
data buffer is full. This bit is reset by reading the data
port on remote control circuit 50. If no remote control
circuit is present, this bit is always false.
Bit 3 is a synthesizer interrupt that the sound synthe
sizer, YM3811, has pending if the bit is 0. Bit 2 is the
audio serial bus ready input, when high, this bit indi
the amplifiers are enabled. When set to a 0, the amplifi
ers are muted. When the multimedia board is first pow
ered up, the amplifiers are disabled to prevent uncon
trolled output from occurring.
-
All bits in this register are reset upon power up.
The preferred embodiment of the present invention
uses an Analog Devices AD7569 8-bit analog I/O sys
tem as A/D-D/A converter 32. A/D-D/A converter
32, as such, contains a high speed successive approxima
tion ADC with 2 usec conversion time, a track/hold
amplifier with 200 kHz bandwidth, a DAC and output
buffer amplifier with 1 pºsec. settling time. A tempera
ture-compensated 1.25 V bandgap reference provides a
precision reference voltage for the ADC and the DAC.
Due to the Nyquist theorem of aliasing of digitally
sampled signals it is necessary to limit the band pass of
cates that the serial bus which controls the mixer and
volume control is available. When low, the serial bus is
10
15
active channel in continuous mode will terminate the
channel and the interrupt, whereas toggling the mode
bit will reset the interrupt while allowing DMA to
continue. Finally, bit 0 is the MIDI port interrupt bit.
20
25
pass Butterworth filters to limit upper bandwidth. The
MF4 filters 346 and 348 are 4th order Butterworth
filters and provide 3 db rolloff at a frequency which is
approximately 1/50th of their input clock. This input
clock is selected through multiplexer 350, FIG. 3B. The
35
sample clock frequency will result in a rolloff at 3 the
sample rate, I.E. Fctuoff=Fclock/50, for Fc =Fsam
ple—rate/2 then Fsample—rate/2=Fclock/50 or
Fclk=25Fsample—rate. When using the interval timer
341 a value of 20X is recommended to provide addition
margin without unduly sacrificing bandwidth.
FIG. 35 also illustrates the microphone interface 77.
This consists of IC 333 and associated components. IC
333 is an amplifier for the microphone input 76. In the
preferred embodiment this device is an NE575 com
pander. It is configured as an Automatic Loudness Con
trol such that user adjustment of volume level is obvi
ated without regard of the proximity of the microphone
to the input sound source. This configuration limits the
volume level that is input to the A/D converter 32,
minimizing the amount of clipping that would occur
should the input exceed the dynamic range of the con
45
50
audio multimedia circuitry 18. In particular, the main
status register 342 details which device is requesting
interrupt service. This is because some of the devices
share a common hardware interrupt. Main status regis
ter 342 is a read only register.
Referring to main status register 342, the following
are the bit definitions in the preferred embodiment:
generate a DMA transfer request to host computer 24.
When the data is transferred the request is reset. Suffi
cient time should exist between completion of an ana
log-to-digital conversion and the next falling edge of the
digital-to-analog conversion clock for a DMA read to
occur without danger of overrun.
The digital-to-analog sequence requires prefetching a
byte prior to the next rising edge of the digital-to-analog
conversion clock whereupon it is loaded into the con
verter. A DRQ is immediately started when the analog
to-digital converter is enabled. Once the byte is re
ceived, it is temporarily latched in a register until the
next rising edge of the digital-to-analog converter
clock. It is then loaded into the digital-to-analog con
verter and a new byte is requested. Again, use of the
digital-to-analog converter clock keeps the data flow
Bits 7 and 6 are undefined.
Bit 5 is a timer interrupt that reflects the output of the
Bit 4 is for the remote control data available inter
state machine 315. The analog-to-digital state machine
is simple; analog-to-digital conversions are begun at the
falling edge of the digital-to-analog conversion clock, to
keep them synchronous. The conversion complete sta
tus signal ADC DONE from the converter is used to
FIG. 36 shows main status register 342 which pro
rupt. This bit, when 0, indicates that the remote control
-
FIG. 37 illustrates the detailed schematic of DMA
vides status information for the various functions of the 55
the timer has an interrupt.
FIG. 36 also shows the MF4 filter 348 and op amp
349 for the D/A converter. The audio power amplifiers
326 are shown along with a power on muting circuit
327. This circuit prevents unintentional noise from
being passed to the speakers during the interval be
tween when power is first applied to the circuit and the
time that intentional output is desired. This circuit is
controlled by DMA Control Register 322 bit 0.
Finally, FIG. 36 shows the voltage regulators 325
that provide isolated power to the low level audio cir
cuits. These regulators minimize noise from host com
puter 24 being injected into the audio paths.
verter 32.
8254 timer 2341 which is undedicated. When set, to a 0
interrupt vector is readable at I/O port 221h. This bit is
reset by reading the UART's data port.
An undedicated timer interrupt is provided from the
output of an 82C54, 341 timer 2. This timer runs at 10
MHz and may be programmed in any manner as may be
required. Status of the interrupt is in the main status
register 342 bit 5. The timer is accessible as I/O ad
dresses 38e and 38f
30
source of these filter clocks can be either oscillator Y2
350 or PAL 351 on FIG. 27, or Programmable Interval
Timer 341 of FIG. 34, via multiplexer 350, FIG. 38.
Selecting a filter clock frequency of 25 times the
When this bit is 0, the MIDI controller, YM3802 in the
preferred embodiment, has an interrupt pending. The
are used, 346 and 348, one each for the ADC and DAC
channels. These devices in conjunction with an associ
ated op amp, 347 and 349, provide effective 5 pole low
Bit 1 is a DMA interrupt. When the DMA channel
can be reset (to clear the interrupt) by either disabling
the active channel or, in continuous mode, by resetting
and restoring the continuous mode bit. Resetting the
has reached terminal count, this bit is set to 0. This bit
signals being sampled to less than 3 the sample rate. In
order to provide maximum flexibility of sample rates,
i.e. any integral division of 10 MHz covering the range
from 1 KHz through 48 KHz, a flexible bandpass filter
is required. The most expedient approach is to utilize a
clocked switched capacitor filter system.
In the preferred embodiment a pair of MF4 devices
busy and must not be accessed because this will corrupt
the previously loaded command.
COnStant.
65
Interrupts are generated whenever a terminal count is
reached. In “normal” mode, the terminal count also
terminates the DMA state machine and no more trans
fers will occur. Interrupt can be reset by disabling the
5,192,999
27
device that was active. In “continuous” mode, an inter
rupt occurs at the terminal count, but transfers continue
by wrapping around to the beginning of the buffer.
Interrupt can be reset by toggling the Continuous con
trol bit in DMA control port 322 off, then on, sequen
tially. This will not affect the operation of the tranwfer
transferred to the volume control 318 and 7:1 mixer 70.
PAL 371 decodes the serial bus commands as sent by
machines.
Due to complexity, simultaneous DMA operation of
both the digital-to-analog converter and analog-to-digi
tal converter is prohibited. It is possible however, to do 10
both DMA analog-to-digital conversion operations and
programmed I/O operations to the digital-to-analog
converter, but stability of the digital-to-analog conver
sion rate is less accurate. Attempting to do DMA digi
tal-to-analog conversions and simultaneously pro 15
grammed I/O to the analog-to-digital converter will
result in intermittent erroneous data being returned due
to the fact that there is no way to block the digital-to
analog converter load if it occurs during a read. Since
there is only bus, it will be directed towards the con 20
verter and a read will return null data.
DMA State Machine 315 consists of PALS 361, 362
and 365, synchronizing register 364 and data register
363. DMA Control Register 322 enables the DMA
State Machine and controls its operating parameters.
Buffer 366 provides readback capability of Control
register 322.
25
Volume Control 318 and Mixer 70.
FIG. 38 shows the generation and selection of clocks
necessary to operate the DMA State Machine 315, the
Serial Bus Controller 316, the A/D-D/A converter 32
and the filters 346 and 348. A 14.31818.1 MHz clock is
received from host interface 300 and scaled by divider
373 to produce a number of low frequency clocks, 7.1
MHz and 3.58 MHz are used by the DMA State Ma
chine. 223 KHz is used by the Serial Bus Controller 316.
894 KHz, 447 KHz and 223 KHz can be used by filters
346 and 348. 44.1 KHz from oscillator 350 is divided by
flip flops 374 to provide 22.05 KHz and 11.025 KHz.
These three frequencies are the preferred sample rates
for the A/D-D/A converter 32. Selection of the con
FIGS. 39 and 40 are schematics of audio subsection
for the DMA State Machine 315. PAL 361 controls the
30
35
FIG. 38 shows the serial bus controller 316 of the
preferred embodiment of the present invention. Serial
host computer 24 and controls loading of volume/
tone/mixer information into shift register 370. It also
initializes sequence counter PAL 372. PAL 372 gener
ates the clocks and strobe signals necessary to transfer
the volume/tone/mixer information from the input to
the output of shift register 370 and eventually to the
verter sample rate and filter clock is via multiplexer 352.
PAL 365 provides address and command decoding
generation of DMA data transfer requests, DMA gener
ated interrupts and A/D conversion starts. PAL 362
controls the actual data transfer during either DMA or
programmed I/O. It manages the direction and latch
controls of buffer 363. Synchronizing register 364 pre
vents metastability problems from occurring in the
DMA State Machine due to the different operating
clocks between the DMA State Machine 315 and host
computer 24.
28
Serial bus controller 316 comprises a 16-bit shift reg
ister 370 and associated PALs 371 and 372 to generate
the clock signals necessary to get control information
40
bus controller 316 controls mixer 70 and volume/tone
including 7.1 mixer 70 and volume/tone control 318. 7:1
mixer 70 has 7 input channels including: (1) stereo CD
player 28 input; (2) D/A converter 32 monaural input;
(3) sound synthesizer 33 monaural input; (4) AM/FM
tuner circuit 48 stereo input; (5) television circuit 46
monaural input; (6) aux1 72 stereo input; and (7) data/
fax/voice modem circuit 44 monaural input. Outputs
from 7:1 mixer 70 go directly to volume control 318.
Mixer 70 also includes a pair of stereo switches which
are configured to provide stereo to monaural conver
sion and selection of microphone input 76 or mixer 70
output as input for A/D converter 32. Mixer 70 allows
selecting any or all inputs. Twelve levels of mixer vol
ume are provided. For specific programming informa
tion, refer to the programming specification for the
controller 319. Serial bus controller 316 is a pair of
write only registers that accept the 16 bit command for Toshiba TC91.87 unit.
the devices as defined by Toshiba. The registers may be
The detailed schematic diagram for 7:1 mixer 70 ap
loaded individually or simultaneously. If they are 45 pears at FIG. 39. For 7:1 mixer 70, the present invention
loaded serially, the high register must be the last loaded. uses a single integrated circuit, No. TC9187AF manu
When the high register is loaded, a sequencer is started factured by Toshiba.
,
which sends the data to the controllers. This takes ap
Audio mixer 70 is a digitally controlled device with 7
proximately 80 pus. In order to monitor the status of the pairs of inputs. Although the primary application of this
sequencer, a busy indicator is provided in the main 50 device is for a graphic equalizer, it is here used as a
status register 342. When the bit is high, the bus is avail mixer since its architecture is simply seven pairs (stereo)
able for loading a new command. When low, a new of independently adjustable attentuators. By sending a
command must not be loaded, as it will corrupt the control word via a serial bus interface, the various in
current transmission in progress.
puts can be adjusted. The control word consists of 2
55 bytes and is organized as described in the following
table:
TABLE 3
BIT
15 14 13 12
11
2
1
0
1
D4 D3 D2 D1 A4 A3 A2 A1 x x
Data bits 15..12 are the address of the TC9187. ,
x
x
0
1
1
10
9
8
7
6
5
4
3
Data bits 7.4 (A4..A1) select the input to change as
follows:
A4
A3
A2
l
0.
0
Al
0
-
1
0
0
FF1/FF2 input selector for A/D
converter, mono/stereo selector
l
channel 1 (digital audio from
D/A converter)
-
5,192,999
31
TABLE 7-continued
TABLE 9-continued
D4
D3
D2
D]
STEP
0
0
0
I
+2dB
0
0.
0.
O
0dB
1
i
i
l
–2dB
thru
l
I
l
l
I
l
l
1.
0
0
1
1
O
i
–4d}}
–6dB
022F (O23F)
0.340
l
0
0
-
.0
–8dB
l
0
– 10dB
– 12dB
I/O Address
5 0228 (0238)
0389
038C
between
the power amplifier of audio
multimedia
cirit 18 d the head/headph
ext
l iack. Thi
#2
038E.
is 15 038F
allows setting the levels independently. Fader control
affects both channels simultaneously. The fader con
trols attenuation only. Bit D8 controls which output
pair is faded. When D8 is set to 0, the line output is
faded, when D8 is 1, the onboard amplifier is faded. The
following describes the bit sequence for fader control in
volume/tone control chip 319.
20
D3
D2
D!
STEP
0dB
–2dB
–4dB
–6dB
–8dB
– 10dB
– 12dB
- 14 dB
– 16dB
– 18dB
-206B
–26dB
–35dB
–45d B
-60.d.B
channel off
There are three outputs available from audio multi
media circuitry 18, two of which include external con
nections. One is the output from amplifier, providing 2
watt RMS/channel. Speaker impedance may be any
value greater than 2 ohms. Use of 4-0 speakers is rec
ommended because they can potentially deliver more
volume than 8-0 speakers. The second output is a low
level stereo output that can be used to drive headphones
or an external power amplifier. Volume control of this
output can be independent of the power output as pro
vided by the TC9188. The third output is a buffered
25
35
40
as the fax/data/modem 44.
Multimedia circuitry 18 supports a number of I/O
ports for control of its functions by the host computer
24. The hex address map for these ports is as listed
below where the primary address is listed first and the
alternate is listed in parentheses.
0227 (0237)
Write only
Audio mixer/volume control
Read/Write
Read/Write
MIDI register 7
SCSI registers
Read/Write
Read/Write
SCSI registers
FM Sound generator
Write only
Fead/write
Read/write
Read/write
Read/Write
register
FM Sound generator
register
Timer 0
Timer
Timer
Timer 2Control Register
There are two interrupts generated by audio multi
media circuitry 18. One is dedicated to SCSI controller
310. This provides compatibility with existing drivers.
The second interrupt is shared amongst the MIDI con
number of hardware resources (IRQs) required. Both of
the interrupts are selectable. The options for the SCSI
controller 310 are IRQ 11 and IRQ 12. IRQs 9, 10 and
15 are selectable for the second interrupt.
FIG. 41 shows component configurations for the
fax/voice modem circuit 44 for workstation 10. Compo
nent labels correspond to identifiers of detailed sche
matic drawings of FIGS. 6 through 12, above. The
preferred embodiment uses double-sided surface mount
technology and PALs for minimizing the amount of
discrete logic circuits necessary for circuit logic func
tions. Board 500 also incorporates design for electro
magnetic interference isolation.
A problem that the design of board 500 overcomes is
the need for shielding telephone line 22. Because it is
not possible to shield the telephone line 22, it is impor
tant to provide internal shielding in the rest of the cir
cuit that will isolate telephone line 22. By carefully
isolating the digital portions of modem circuit 44 from
the analog portions, this problem is in large part solved.
45
Ferrite beads 502 suppress the harmonics as signals
leave the board to stop these emissions.
FIG. 42 shows component configurations for the
television expansion board of workstation 10 of the
50
identifiers of detailed schematic drawings of FIGS. 13
present invention. Component labels correspond to
through 21, above. Television board 520 fits within
chassis 20 along with other telecommunications cir
This output is available on one of the internal connec
tors. It is intended to be an input to a phone device such
TABLE 9
Cycle Type
Register Description
Read only
Main status register
Read only
YM3802 interrupt vector
Read/Write
DMA control register
Read/Write
A/D converter data port
Write only
Audio mixer/volume control
MIDI register 0
data/fax/voice modem board 500 that contain data/
30
version of the input to the analog-to-digital converter.
I/O Address
O220 (0230)
0221 (0231)
0222 (0232)
0.224 (0234)
0226 (0236)
Read/Write
troller 30, sound synthesizer 33, A/D-D/A converter
32 and AM/FM tuner circuit 48. This minimizes the
TABLE 8
D4
Register Description
thru
035E
10 0388
-
e head/neadphone external Jack.
Cycle Type
MSB
If the fader is selected, data bits D4 through D1 control the fader volume. The fader adjusts the balance
cuit 18 an
32
cuitry 12 such as that of data/fax/voice modem circuit
44 on board 500 and includes connections for video and
55
audio input. In the preferred embodiment of the televi
sion board 520, cable TV input 522 receives cable tele
vision input. VGA video input 524 may receive video
input from a VGA controller, VCR audio input 776 and
speaker audio output 528, respectively, communicate
audio television signals between external devices and
the television board 520.
FIG. 43 shows component configurations for the
AM/FM tuner and infrared remote control expansion
65
board 530 of the workstation of the present invention.
Component labels correspond to identifiers of detailed
schematic drawings of FIGS. 22 through 25, above.
FIG. 44 shows component configurations for the
audio multimedia board 510 of the workstation of the
5,192,999
33
present invention. Component labels correspond to
identifiers of detailed schematic drawings of FIGS. 28
through 40, above. Board 510 comprises analog cir
cuitry and digital circuitry. The design serves to pre
vent cross-coupling between the digital circuitry and
the analog circuitry of the board by implementation of
34
phones or other audio loads, auxiliary audio input 72,
microphone input connection 76, and MIDI-in-out
through connection 314. Television board 520 connec
tions include TV cable or VHF/UHF connection 522,
5
separate power planes.
One significant problem that the board design over
comes is providing connectors from each expansion
board to associated boards. This is accomplished, in
part, by designing each of the expansion boards to have
a full back panel associated with those components that
iO
15
20
keyboard. Other port connections include parallel port
610 and serial one port 612, and serial two port 614.
Mother board VGA output connector 616 permits con
nection of a VGA monitor to mother board 546 (FIG.
46).
ular, within expansion bracket assembly 540, audio mul
25
board 500 beneath AM/FM tuner—infrared remote
control board 530.
30
FIG. 46 illustrates the further connection of expan
sion bracket assembly 540 into chassis 20 of the pre
ferred embodiment. According to FIG. 46, expansion
and card edge guide 544. Expansion bracket assembly
pointing device. SCSI port 604 provides connection for
board connection 608 allows connection of standard
circuits associated with the present invention. In partic
bracket assembly 540 is comprised of riser board 542
AC power input 600 for power connections to power
supply 562. Mouse connection 602 provides access for a
external SCSI devices. Game port 606 permits the con
nection of a joy stick for various computer games. Key
540 to receive the telecommunications and multi-media
ti-media expansion board 510 and television board 520
are positioned to engage connected circuitry of expan
sion bracket assembly 540. On the opposite side, the
preferred embodiment mounts data/fax/voice modem
video output connector 592 to connect to VGA moni
tor 26 (See FIG. 1), audio/video input connector 776
from a camera or VCR, and audio output 528 (either
line or amplified).
FIG. 48 also illustrates how expansion bracket assem
bly 540 fits at the rear panel of chassis 20. Other connec
tions at the rear of chassis 20 include AC outlet 598 and
have external connections. For example, audio multime
dia board 510 includes microphone input 76, aux 1 72,
speaker output 328, and audio line out 320. Audio multi
media board 510 also provides MIDI in/out terminal
314. The connections of expansion boards for the work
station are designed to allow the maximum amount of
connectivity with the minimal amount of consumed
space at the rear of the workstation chassis 20.
FIG. 45 shows the use of expansion bracket assembly
input 524 from computer video output of a VGA card,
-
-
In order to operate workstation 10 of the present
invention, it is desirable to use a multimedia graphical
user interface software system. The preferred embodi
ment of the present invention uses the Multimedia Win
dows software system to support the telecommunica
tions and audio multimedia circuitry. FIG. 49 illustrates
the hierarchical structure of application programs for
workstation 10 of the present invention for a given
application 620. The multimedia graphical user inter
face software used in conjunction with the present in
35 vention has a number of characteristics that are differ
ent from usual graphical user interface software sys
tems. The following paragraphs describe the differences
between the multimedia graphical user interface soft
ware and most other graphical user interface software
systems. After describing the differences, the following
paragraphs describe the driver types used in the work
station 10 of the present invention.
The first difference for this graphical user interface,
in particular the multimedia windows system is that this
system supports audio inputs and outputs as well as
digitally sampled sound. Audio input can be used for
540 is described in more detail in U.S. Pat. No. 4,979,075
by J. Murphy and entitled “Expansion Card Assembly”
issued on Dec. 18, 1990. With the expansion boards
described in FIG. 45, expansion bracket assembly 540
engages and mounts above mother board assembly 546.
Mother board assembly 546 mounts within chassis 20
above floppy drive bracket 548 and hard drive bracket
554 within chassis base 556. System bezel 558 mounts to
the front of chassis base 556. Battery pack 560 and
power supply 562 fit comfortably within chassis 20. 45
FIG. 47 shows an isometric view of fully assembled
chassis 20 of the present invention. Across system bezel . creating sampled sound for voice annotations as well as
558 appears 54" floppy drive 38 to receive diskettes. basic multimedia productions. The sampled audio can
Along the right-hand front side of system bezel 558 also be played back from disk, for example, as in a com
appears CD-ROM drive 28. Also beside CD-ROM 50 pact disk. Additionally, the multimedia graphical user
drive 28 appears infrared photodiode 466 to receive interface software supports external media devices such
as CD-ROMs and video disk players. High capacity
input signals from remote controller 52 (See FIG. 1).
FIG. 48 shows the reverse panel of chassis 20 to media devices can be controlled from within the multi
illustrate the compact input output connections associ media graphical user interface software to provide high
ated with the telecommunications in multimedia circuits 55 quality audio or video playback without having tremen
of the present invention. Across the top of FIG. 48 dous storage requirements. Yet another difference in the
appear rear brackets of data/fax/voice modem board multimedia graphical user interface software is that the
software supports MIDI instrument emulation using
FM synthesis and a standard MIDI patch table. This
provides the ability for a multimedia author to add a
musical score to a production in a device independent
fashion without incurring the high data storage cost of
500, AM/FM tuner—IR remote control board 530,
audio multimedia board 51?, and television board 520.
For data/fax/voice modem board 500, connections
include phone line input 564, connection 566.for a desk
phone, and connection 127 to an external speaker.
For AM/FM tuner—infrared remote control board
530, connections include AM/FM antenna input 296,
external speaker output 278, line level audio output 276,
and external infrared receiver input 294. Connections
for audio multimedia board 510 include audio output
328 to speaker connections, line output 320 to head
sampled sound.
65
.
Another difference in the multimedia graphical user
interface software is its support for MIDI input and
output. This allows MIDI scores to be composed and
played back on more sophisticated sound equipment
than the conventional “PC MIDI" instrument emulator.
5,192,999
35
The multimedia graphical user interface software also
provides enhanced video drivers. Device independent
bit maps (DIBs) are in software to allow an application
access to a high performance mechanism that directly
36
essentially lets the DOS file system access the CD
ROM 28 as another drive on the system. In this manner,
CD-ROM 28 can be used as a data storage device.
MSCDEX 632 also provides access to audio functions
of CD-ROM 28 such as playing an audio compact disk.
MSCDEX 632 is analogous to the multimedia system
DLL 628 in the sense that MSCDEX 632 provides a
manipulates a bit map image of a region of the screen.
This allows frame-based animation of a portion of the
screen. Finally, the multimedia graphical user interface
software used in the present invention provides en
hanced timer services. This makes possible synchroniza
tion of audio and video events.
standard interface and the hardware specific driver,
10
CD-ROM 634, communicates directly with CD-ROM
28. The major difference between graphical user inter
Driver types used in the workstation 10 of the present face drivers 638 and CD-ROM driver 634 is that CD
invention acknowledge the fact that each addition that ROM 634 works from DOS as well as within the graph
requires a new piece of hardware also requires a driver . ical user interface software.
to interface the graphical user interface system. In the
Although the invention has been described with ref
present invention, there are essentially four types of 15 erence to the above specified embodiments, this de
drivers, including DOS/TSR drivers, normal graphical scription is not meant to be construed in a limiting sense.
user interface drivers, multimedia drivers, and system Various modifications of the disclosed embodiment, as
drivers.
well as alternative embodiments of the invention will
In the workstation 10 of the present invention, a
DOS/TSR driver 640 will be used to implement com
become apparent to persons skilled in the art upon refer
ence to the above description. It is therefore contem
plated that the appended claims will cover such modifi
cations that fall within the true scope of the invention.
munication functions for the data/fax/voice modem
circuit 44. For these applications, the GUI software 636
and GUI driver 638 as well as DOS/TSR driver 640 of
20
What is claimed is:
FIG. 49 illustrate this relationship. The multimedia
1. A multipurpose computerized television for gener
graphical user interface software of the present inven 25 ating a plurality of video images in association with a
tion includes two major modules that contain most of personal computer, comprising:
the multimedia functions. As FIG. 49 indicates, control
a computer, said computer comprising a computer
for external devices is provided by the media control
chassis and a monitor;
interface 622 and by the multimedia system dynamic
a television circuit associated with said computer and
link library (DLL) 628. The multimedia system DLL 30
within said chassis for receiving a plurality of tele
628 provides direct access to all of the individual multi
vision signals including broadcast television signals
media devices through multimedia drivers 630.
and directing said signals to said monitor for said
Although the media control interface 622 is a logi
monitor to display, said monitor operable to dis
cally higher level applications programming interface
play said television signals on any portion of said
(API) as shown in FIG. 49, it physically resides in mul 35
monitor; and
timedia system DLL 628. The multimedia drivers 630
control circuitry associated with said television cir
are typically provided by each manufacturer for their
cuit and said computer within said chassis for con
own unique hardware. The graphical user interface
trolling the operation of said television circuit
through said computer.
used in the present invention defines entry points and
messages between multimedia system DLL 628 and
2. The television of claim 1, wherein said television
multimedia driver 630, so each manufacturer only has to circuit further comprises circuitry in association with
provide the drivers to make its hardware work with the said personal computer for generating a plurality of
present invention. This is similar to the way in which video windows having independent operation on said
conventional video drivers are interfaced to normal
monitor.
graphical user interface software. In short, multimedia 45 3. The television of claim 2, wherein said television
system DLL 628 provides a consistent interface for circuit further comprises circuitry for independent x-y
application programs and multimedia drivers 630 do the scaling of video images appearing on said monitor to
actual communication with the hardware.
variably control the size of said video windows.
The audio multimedia circuit provides sampled sound
4. The television of claim 1, wherein said television
in, sampled sound out, MIDI in, MIDI out, and MIDI 50 circuit comprises circuitry for generating a graphical
instrument functions for the present invention. System user interface at said monitor for control of said televi
drivers 626 will use the multimedia graphical user inter sion circuit and said control circuitry.
face specified interfaces for these functions. A new API
5. The television of claim 1, wherein said television
for the special features unique to the present invention circuit further comprises circuitry for receiving video
are defined in system software DLL 624. System soft 55 cassette recorder video and audio signals.
ware dynamic link library 624 is analogous to multime
6. The television of claim 1, wherein said television
dia system DLL 628 in the sense that it will define a circuit further comprises circuitry for video image
standard interface for applications. This also allows zooming to increase or decrease size of selected seg
authoring tools to connect to the enhanced workstation ments of said video images of said monitor.
multimedia functions. System software DLL uses sys
7. The television of claim 1, wherein said television
tem driver 626 to talk directly to various hardware circuit further comprises circuitry for video image in
components within the present invention.
terlacing for controllably interlacing video images on
A special case of system drivers 626 is the CD-ROM said screen.
28 driver set. The CD-ROM 28 driver set comprises the
8. The television of claim 1, wherein said monitor
MSCDEX (Microsoft CD-ROM extension) 632 and 65 comprises a video graphics array monitor and said tele
hardware specific CD-ROM driver 634. CD-ROM vision circuit further comprises circuitry for association
driver 634 specified to drive while MSCDEX 632 pro said television circuit with video graphics array moni
vides DOS file level access to the driver. MSCDEX 632
tor circuitry.
5,192,999
37
9. A multipurpose computerized television for gener
ating a plurality of video images in association with a
personal computer, comprising:
a computer, said computer comprising a computer
chassis and a monitor;
a television circuit associated with said computer and
within said chassis for receiving a plurality of tele
vision signals and directing said signals to said
monitor for said monitor to display;
control circuitry associated with said television cir
cuit and said computer within said chassis for con
trolling the operation of said television circuit
through said computer; and
an audio multimedia circuit associated with said per
sonal computer and said television circuit and
within said chassis for receiving and processing
10
18. The television of claim 17, wherein said remote
15
audio data from said television circuit and commu
nicating said audio multimedia data to said personal
said audio multimedia circuit comprising an analog
mixing circuit for mixing a plurality of analog
audio signals, and an analog-to-digital/digital-to
analog converter in association with said analog
mixing circuit for generating a plurality of analog
output signals and directing said analog output
signals to said analog mixing circuit, said analog-to
digital/digital-to-analog converter further associ
ated with said analog mixing circuit for receiving a
plurality of analog audio signals to generate a plu
computer,
rality of digital output signals.
-
20
25
30
10. The television of claim 9, further comprising digi
tal sound mixing circuitry and digital synthesizing
sound circuitry for directing digital signals into said
analog-to-digital/digital-to-analog converter and from
said analog-to-digital/digital-to-analog circuit to said
analog mixing circuit.
nicating said audio multimedia data to said personal
35
-
multimedia circuit further comprises a compact disk
read only memory device in association with said ana
log mixing circuit for transmitting to said analog mixing
circuit a plurality of prerecorded audio signals.
45
13. The television of claim 9, wherein said audio
50
audio multimedia circuit.
14. The television of claim 9, wherein said audio
multimedia circuit further comprises a musical instru
ment device interface for interfacing a plurality of musi
cal devices with said analog mixing circuit.
15. The television of claim 9, wherein said audio
multimedia circuit further comprises a sound generator
for interfacing said analog mixing circuitry and generat
ing a plurality of predetermined types of sounds.
55
chassis and a monitor;
ther associated with said analog mixing circuit for
receiving a plurality of analog audio signals to
generate a plurality of digital output signals; and
control circuitry associated with said television cir
cuit and said personal computer within said chassis
for controlling the operation of said television cir
cuit through said personal computer, said control
circuitry comprising a remote control circuit for
remotely and independently controlling said televi
sion circuit and said personal computer.
20. A method for generating a plurality of video
television images in association with a personal com
puter for improved control and manipulation of televi
sion signals, comprising the steps of:
associating in a single personal computer chassis a
personal computer, with a television circuit and a
control circuit, said personal computer comprising
a personal computer chassis and a monitor;
receiving a plurality of television signals including
broadcast television signals;
16. The television of claim 9, wherein said audio
multimedia circuit further comprises a serial line level
output for generating a plurality of stereo signals to an
external stereo signal connection.
17. A multipurpose computerized television for gen
erating a plurality of video images in association with a
personal computer, comprising:
a computer, said computer comprising a computer
computer, said audio multimedia circuit compris
ing an analog mixing circuit for mixing a plurality
of analog audio signals, and an analog-to-digital/
digital-to-analog converter in association with said
analog mixing circuit for generating a plurality of
analog output signals and directing said analog
output signals to said analog mixing circuit, said
analog-to-digital/digital-to-analog converter fur
12. The television of claim 9, wherein said audio
multimedia circuit further comprises a SCSI interface
for interfacing a plurality of external devices with said
control circuitry further comprises a remote control
hand held device and a remote control photodetector
within said personal computer chassis.
19. A multipurpose computerized television for gen
erating a plurality of video images in association with a
personal computer, comprising:
a personal computer, said personal computer com
prising a personal computer chassis and a monitor;
a television circuit associated with said personal com
puter and within said chassis for receiving a plural
ity of television signals and directing said signals to
said monitor for said monitor to display, said moni
tor comprising a video graphics array monitor and
said television circuit further comprises circuitry
for associating said television circuit with video
graphics array monitor circuitry;
an audio multimedia circuit associated with said per
sonal computer and said television circuit and
within said chassis for receiving and processing
audio data from said television circuit and commu
11. The television of claim 9, wherein said audio
multimedia circuit further comprises a speaker circuit
for directing analog signals to a speaker, said speaker
circuit comprising selectable input circuitry for control
lably selecting between analog microphone and analog
mixer output to digital recorder.
38
a television circuit associated with said computer and
within said chassis for receiving a plurality of tele
vision signals and directing said signals to said
another for said monitor to display;
control circuitry associated with said television cir
cuit and said computer within said chassis for con
trolling the operation of said television circuit
through said computer; and
remote control circuitry for remotely and indepen
dently controlling said television circuit and said
personal computer.
directing said signals to said monitor for said monitor
to display;
65
-
displaying said signals on any portion of said monitor;
and
controlling the operation of said television circuit
through said personal computer.
5,192,999
39
21. The method of claim 20, further comprising the
step of generating a plurality of video windows having
independent operation on said monitor.
22. The method of claim 20, further comprising the
40
33. The method of claim 26, further comprising the
step of generating a plurality of stereo signals to an
external stereo system connection.
34. A method for generating a plurality of video
step of generating a graphical user interface at said 5 television images in association with a personal com
monitor for control of said television circuit and said
puter for improved control and manipulation of televi
sion signals, comprising the steps of:
control circuitry.
associating in a single personal computer chassis a
23. The method of claim 20, further comprising the
step of performing independent x-y scaling of video
10
images appearing on said monitor.
24. The method of claim 20, further comprising the
step of receiving video cassette recorder video and
audio signals.
25. The method of claim 20, further comprising the 15
step of performing video image interlacing.
26. A method for generating a plurality of video
television images in association with a personal com
puter for improved control and manipulation of televi
sion signals, comprising the steps of:
associating in a single personal computer chassis a 20
personal computer with a television circuit and a
control circuit, said personal computer comprising
a personal computer chassis and a monitor;
receiving a plurality of television signals and direct 25
ing said signals to said monitor for said monitor to
display;
controlling the operation of said television circuit
through said personal computer;
receiving and processing audio data from said televi 30
sion circuit and communicating said audio multi
media data to said personal computer; and
personal computer with a television circuit and a
control circuit, said personal computer comprising
a personal computer chassis and a monitor;
receiving a plurality of television signals and direct
ing said signals to said monitor for said monitor to
display;
controlling the operation of said television circuit
through said personal computer; and
remotely and independently controlling said televi
sion circuit and said personal computer.
35. The method of claim 34, further comprising the
step of operating said remote control circuitry with a
remote control hand held device and a remote control
photodetector within said personal computer chassis.
. 36. A multipurpose computerized television for gen
erating a plurality of video images in association with a
personal computer, comprising:
a computer, said computer comprising a computer
chassis and a monitor;
a television circuit associated with said computer and
within said chassis for receiving a plurality of tele
vision signals and directing said signals to said
monitor for said monitor to display, said television
circuit includes circuitry for digitally recording
mixing a plurality of analog audio signals using an
video images from said television circuit to said
analog mixing circuit, and generating a plurality of
personal computer;
analog output signals and directing said analog 35
control circuitry associated with said television cir
output signals to said analog mixing circuit using an
cuit and said computer within said chassis for con
analog-to-digital/digital-to-analog converter in
trolling the operation of said television circuit
association with said analog mixing circuit, and
through
said computer.
further associating said analog-to-digital/digital-to
37.
A
multipurpose
computerized television for gen
40
analog converter with said analog mixing circuit erating a plurality of video
images in association with a
for receiving a plurality of analog audio signals to personal computer, comprising:
generate a plurality of digital output signals.
a computer, said computer comprising a computer
27. The method of claim 26, further comprising the
chassis and a monitor;
steps of directing digital signals into said analog-to 45 a television
circuit associated with said computer and
digital/digital-to-analog converter and from said ana
within said chassis for receiving a plurality of tele
log-to-digital/digital-to-analog circuit to said analog
vision signals and directing said signals to said .
mixing circuit.
monitor
for said monitor to display, said television
28. The method of claim 26, further comprising the
circuit
includes
circuitry for communicating be
step of transmitting to said analog mixing circuit a plu
tween said television circuit and an interactive
rality of prerecorded audio signals using a compact disk 50
video laser disk system;
read only memory device in association with said ana
control
circuitry associated with said television cir
log mixing circuit.
cuit and said computer within said chassis for con
29. The method of claim 26, further comprising the
trolling the operation of said television circuit
step of directing analog signals to a speaker, said 55
through said computer.
speaker circuit comprising selectable input circuitry for
38. A method for generating a plurality of video
controllably selecting between analog microphone and television images in association with a personal com
analog mixer output to digital recorder.
puter for improved control and manipulation of televi
30. The method of claim 26, further comprising the sion signals, comprising the steps of:
step of interfacing a plurality of external devices with 60 associating in a single personal computer chassis a
said audio multimedia circuit using a SCSI interface.
personal computer with a television circuit and a
31. The method of claim 26, further comprising the
control circuit, said personal computer comprising
step of interfacing a plurality of musical devices with
a personal computer chassis and a monitor;
said analog mixing circuit.
receiving a plurality of television signals and direct
32. The method of claim 26, further comprising the 65
ing said signals to said monitor for said monitor to
display;
step of interfacing said analog mixing circuit with a
sound generator and generating a plurality of predeter
controlling the operation of said television circuit
through said personal computer; and
mined types of sounds.
5,192,999
41
digitally recording video images from said television
circuit in said personal computer.
39. A method for generating a plurality of video
television images in association with a personal com
5
puter for improved control and manipulation of televi
sion signals, comprising the steps of:
associating in a single personal computer chassis in a
personal computer with a television circuit and a
control circuit, said personal computer comprising
a personal computer chassis and a monitor;
receiving a plurality of television signals and direct
ing said signals to said monitor for said monitor to
display;
10
15
controlling the operation of said television circuit
through said personal computer; and
20
25
30
35
45
50
55
65
42
communicating between said television circuit and an
interactive video laser disk system.
40. A method for generating a plurality of video
television images in association with a personal com
puter for improved control and manipulation of televi
sion signals, comprising the steps of:
associating in a single personal computer chassis a
personal computer with a television circuit and a
control circuit, said personal computer comprising
a personal computer chassis and a monitor;
receiving a plurality of television signals and direct
ing said signals to said monitor for said monitor to
display;
controlling the operation of said television circuit
through said personal computer; and
performing on said monitor video image zooming of
said television signals.
a?:
*
::
*
*
UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION
PATENT NO. :
5,192,999
DATED
March 9, 1993
:
INVENTOR(S) :
Page 1 of 2
Ronald B. Graczyk et al.
It is certified that error appears in the above-identified patent and that said Letters Patent is hereby
corrected as shown below:
Column 2. line 61, after "data/fax/" delete "-".
Column 8, line 42, after "data/" delete "-".
Column 8, line 53, after "data/fax/" delete "-".
21, .
Column 9, line
7, after "via
If"
insert —–C––.
Column 9, line 18, after "decoded" delete "Video" and insert -- video --.
Column 11, line 24, after "data/" delete "-".
Column 11, line 28, after "data/" delete "-".
Column 13, line 3, between "a" and "second" insert -- 1 --.
Column 13, line 59, after "data/fax/" delete ".",
UNITED STATES PATENT AND TRADEMARK OFFICE
CERTIFICATE OF CORRECTION
PATENT NO. :
DATED
:
5,192,999
March 9, 1993
INVENTOR(S) :
Ronald B. Graczyk et al.
Page 2 of 2
It is certified that error appears in the above-identified patent and that said Letters Patent is hereby
corrected as shown below:
Column 21, line 64, after "PAL" delete "35" and insert -- 351 --.
Column 22, line 55, after "interface" delete "37" and insert -- 317 --.
Column 28, line 33, after "data/" delete "-".
Column 33, line 16, after "board" delete "510" and insert -- 510 --.
Column 36, line 66, after "for" delete "association" and insert -- asSociating --.
Column 38, line 4, delete "another" and insert -- monitor --.
Column 38, line 37, after "analog-to-digital/" delete "-".
Signed and Sealed this
Fourth Day of January, 1994
Attest:
4. (2/~
BRUCE LEHMAN
Attesting Officer
Commissioner of Patents and Trademarks :
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement