20” tft tv service manual - Page de test

20” tft tv service manual - Page de test
20” TFT TV
SERVICE MANUAL
TABLE OF CONTENTS
1.
2.
3.
4.
5.
6.
7.
INTRODUCTION.......................................................................................................................................1
TUNER ......................................................................................................................................................1
IF PART (TDA988X)..................................................................................................................................1
MULTI STANDARD SOUND PROCESSOR ............................................................................................1
AUDIO AMPLIFIER STAGE WITH AN7522 .............................................................................................2
POWER.....................................................................................................................................................2
MICROCONTROLLER SDA55XX ............................................................................................................2
7.1. General Features...................................................................................................................................2
7.2. External Crystal and Programmable Clock Speed ................................................................................2
7.3. Microcontroller Features ........................................................................................................................2
7.4. Memory..................................................................................................................................................2
7.5. Display Features....................................................................................................................................2
7.6. ROM Characters....................................................................................................................................3
7.7. Acquisition Features ..............................................................................................................................3
7.8. Ports ......................................................................................................................................................3
8.
SERIAL ACCESS CMOS 16K (2048*8) EEPROM ST24C16 ..................................................................3
9.
CLASS AB STEREO HEADPHONE DRIVER TDA1308 ..........................................................................3
10.
SAW FILTERS ..........................................................................................................................................3
11.
IC DESCRIPTIONS AND INTERNAL BLOCK DIAGRAM ........................................................................4
11.1.
LM1117 ..............................................................................................................................................4
11.1.1.
General Description..................................................................................................................4
11.1.2.
Features .....................................................................................................................................4
11.1.3.
Applications ..............................................................................................................................4
11.1.4.
Connection Diagrams...............................................................................................................4
11.2.
LM2576 ..............................................................................................................................................5
11.2.1.
General Description..................................................................................................................5
11.2.2.
Features .....................................................................................................................................5
11.2.3.
Pin description ..........................................................................................................................5
11.3.
LM317T ..............................................................................................................................................6
11.3.1.
Description ................................................................................................................................6
11.3.2.
Features .....................................................................................................................................6
11.4.
TFMS5360 .........................................................................................................................................6
11.4.1.
Description ................................................................................................................................6
11.4.2.
Features .....................................................................................................................................6
11.5.
ST24LC21 ..........................................................................................................................................7
11.5.1.
Description ................................................................................................................................7
11.5.2.
Features .....................................................................................................................................7
11.5.3.
Pin connections ........................................................................................................................7
11.6.
SST37VF040......................................................................................................................................8
11.6.1.
Description ................................................................................................................................8
11.6.2.
Features .....................................................................................................................................8
11.6.3.
Pin Description .........................................................................................................................8
11.7.
TEA5114A..........................................................................................................................................9
11.7.1.
General description ..................................................................................................................9
11.7.2.
Features .....................................................................................................................................9
11.7.3.
Pin Connections .......................................................................................................................9
11.8.
TEA6415 ..........................................................................................................................................10
11.8.1.
General description ................................................................................................................10
11.8.2.
13.5.2.Features........................................................................................................................10
11.8.3.
13.5.3.Pinning..........................................................................................................................10
11.9.
VPC3230D .......................................................................................................................................11
11.9.1.
General Description................................................................................................................11
11.9.2.
Pin Connections and Short Descriptions.............................................................................11
11.10. SDA55XX (SDA5550) ......................................................................................................................13
11.10.1. General description ................................................................................................................13
11.11. TDA9885/86 .....................................................................................................................................14
11.11.1. General description ................................................................................................................14
20” TFT TV Service Manual
i
24/10/2003
11.11.2. Features ...................................................................................................................................14
11.11.3. Pinning.....................................................................................................................................14
11.12. TDA1308 ..........................................................................................................................................15
11.12.1. General Description................................................................................................................15
11.12.2. Features ...................................................................................................................................15
11.12.3. Pinning.....................................................................................................................................15
11.13. AN7522N..........................................................................................................................................15
11.13.1. General description ................................................................................................................15
11.13.2. Pin Descriptions .....................................................................................................................15
11.14. PI5V330 ...........................................................................................................................................16
11.14.1. General description ................................................................................................................16
11.14.2. Features ...................................................................................................................................16
11.14.3. Pin Descriptions .....................................................................................................................16
11.15. GM6015 ...........................................................................................................................................17
11.15.1. General description ................................................................................................................17
11.15.2. Features ...................................................................................................................................17
11.16. SAA3010T........................................................................................................................................18
11.16.1. Description ..............................................................................................................................18
11.16.2. Features ...................................................................................................................................18
11.16.3. Pinning.....................................................................................................................................18
11.17. AD9883A..........................................................................................................................................19
11.17.1. General description ................................................................................................................19
11.17.2. Features ...................................................................................................................................19
11.17.3. Pin Descriptions .....................................................................................................................19
11.18. MC141585........................................................................................................................................22
11.18.1. General description ................................................................................................................22
11.18.2. Features ...................................................................................................................................22
11.18.3. Pin Description .......................................................................................................................22
11.19. MC34063..........................................................................................................................................24
11.19.1. Description ..............................................................................................................................24
11.19.2. Features ...................................................................................................................................24
11.19.3. Pin connections ......................................................................................................................24
11.20. MSP34X0G ......................................................................................................................................25
11.20.1. Introduction .............................................................................................................................25
11.20.2. Features ...................................................................................................................................25
11.20.3. Pin connections ......................................................................................................................26
12.
SERVICE MENU SETTINGS..................................................................................................................28
12.1.
ADJUST MENU SETTINGS ............................................................................................................28
12.2.
OPTIONS MENU SETTINGS ..........................................................................................................29
12.3.
APS WSS TEST MENU...................................................................................................................33
13.
BLOCK DIAGRAM ..................................................................................................................................34
14.
CIRCUIT DIAGRAMS .............................................................................................................................38
20” TFT TV Service Manual
ii
24/10/2003
1. INTRODUCTION
20” TFT-LCD TV is a Progressive TV control system based on the µ-controller SDA555X, with built-in deinterlacer and scaler.
TFT TV is a progressive scan flicker free colour television with PC input, driving an SVGA(800*600) panel
with 4:3 aspect ratio. The chassis is capable of operation in PAL, SECAM, NTSC (playback) colour
standards and multiple transmission standards as B/G, D/K, I/I’, and L/L´. Sound system output is
supplying 2x3W (10%THD) for left and right outputs of 16Ω speakers. The chassis is equipped with two full
SCART’s, one front-AV, one SVHS, one D-Sub 15 (PC) input, one PC stereo audio input and one line out
(left and right) and one HP outputs.
2. TUNER
As the thickness of the TV set has a limit, a horizontal mounted tuner is used in the product, which is
suitable for CCIR systems B/G, H, L, L´, I/I´, and D/K. The tuning is available through the digitally
2
controlled I C bus (PLL). Below you will find info on the Tuner in use.
General description of UV1316:
The UV1316 tuner belongs to the UV 1300 family of tuners, which are designed to meet a wide range of
applications. It is a combined VHF, UHF tuner suitable for CCIR systems B/G, H, L, L’, I and I’. The low IF
output impedance has been designed for direct drive of a wide variety of SAW filters with sufficient
suppression of triple transient.
Features of UV1316:
1. Member of the UV1300 family small sized UHF/VHF tuners
2. Systems CCIR: B/G, H, L, L’, I and I’; OIRT: D/K
2
3. Digitally controlled (PLL) tuning via I C-bus
4. Off-air channels, S-cable channels and Hyper band
5. Compact size
6. Complies to “CENELEC EN55020” and “EN55013”
Pinning:
1.
Gain control voltage (AGC)
2.
Tuning voltage
3.
I²C-bus address select
4.
I²C-bus serial clock
5.
I²C-bus serial data
6.
Not connected
7.
PLL supply voltage
8.
ADC input
9.
Tuner supply voltage
10.
Symmetrical IF output 1
11.
Symmetrical IF output 2
:
4.0V, Max: 4.5V
:
:
:
Max: 5.5V
Min:-0.3V, Max: 5.5V
Min:-0.3V, Max: 5.5V
:
5.0V, Min: 4.75V, Max: 5.5V
:
33V, Min: 30V, Max: 35V
3. IF PART (TDA988X)
The TDA9885 is an alignment-free single standard (without positive modulation) vision and sound IF signal
PLL.
The TDA9886 is an alignment-free multistandard (PAL, SECAM and NTSC) vision and sound IF signal
PLL demodulator for positive and negative modulation including sound AM and FM processing.
Both devices can be used for TV, VTR, PC and set-top box applications.
4. MULTI STANDARD SOUND PROCESSOR
The MSP34x0G family of single-chip Multistandard Sound Processors covers the sound processing of all
analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound
processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a
single chip.
These TV sound processing ICs include versions for processing the multichannel television sound (MTS)
signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC).
The DBX noise reduction, or alternatively, Micronas Noise Reduction (MNR) is performed alignment free.
Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio
standard.
Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC
and EIA-J. The MSP 34x1G has optimum stereo performance without any adjustments.
20” TFT TV Service Manual
1
24/10/2003
5. AUDIO AMPLIFIER STAGE WITH AN7522
The AN7522 is an audio class-AB amplifier assembled in SIL-12 Pin Plastic Package specially designed
for sound cards application. Using this IC chassis operates as a stereo TV set. AN7522 has stand-by
feature for low stand-by power consumption and mute feature for pop noise free opening and closing the
TV set. It can deliver 2*3W without clipping at 12V/16Ω applications.
6. POWER
The LM2576 series of regulators are monolithic integrated circuits ideally suited for easy and convenient
design of a step–down switching regulator (buck converter). All circuits of this series are capable of driving
a 3.0A load with excellent line and load regulation. Two different versions (one having a fixed output
voltage of 3.3 V, and one with 5.0 V) of this IC are used in the regulator board.
7. MICROCONTROLLER SDA55XX
7.1. General Features
• Feature selection via special function register
• Simultaneous reception of TTX, VPS, PDC, and WSS (line 23)
• Supply Voltage 2.5 and 3.3 V
• ROM version is used.
7.2. External Crystal and Programmable Clock Speed
• Single external 6MHz crystal, all necessary clocks are generated internally
• CPU clock speed selectable via special function registers.
• Normal Mode 33.33 MHz CPU clock, Power Save mode 8.33 MHz
7.3. Microcontroller Features
• 8bit 8051 instruction set compatible CPU.
• 33.33-MHz internal clock (max.)
• 0.360 ms (min.) instruction cycle
• Two 16-bit timers
• Watchdog timer
• Capture compare timer for infrared remote control decoding
• Pulse width modulation unit (2 channels 14 bit, 6 channels 8 bit)
• ADC (4 channels, 8 bit)
• UART (rxd, txd)
7.4. Memory
• Up to 128 Kilobyte on Chip Program ROM
• Eight 16-bit data pointer registers (DPTR)
• 256-bytes on-chip Processor Internal RAM (IRAM)
• 128bytes extended stack memory.
• Display RAM and TXT/VPS/PDC/WSS-Acquisition-Buffer directly accessible via MOVX
• UP to 16KByte on Chip Extended RAM (XRAM) consisting of;
- 1 Kilobyte on-chip ACQ-buffer-RAM (access via MOVX)
- 1 Kilobyte on-chip extended-RAM (XRAM, access via MOVX) for user software
- 3-Kilobyte Display Memory
7.5. Display Features
• ROM Character set supports all East and West European Languages in single device
• Mosaic Graphic Character Set
• Parallel Display Attributes
• Single/Double Width/Height of Characters
• Variable Flash Rate
• Programmable Screen Size (25 Rows x 33...64 Columns)
• Flexible Character Matrixes (HxV) 12 x 9...16
• Up to 256 Dynamical Redefinable Characters in standard mode; 1024 Dynamical Redefinable Characters
in Enhanced Mode
• CLUT with up to 4096 colour combinations
• Up to 16 Colours per DRCS Character
• One out of 8 Colours for Foreground and Background Colours for 1-bit DRCS and ROM Characters
20” TFT TV Service Manual
2
24/10/2003
7.6. ROM Characters
• Shadowing
• Contrast Reduction
• Pixel by Pixel Shiftable Cursor With up to 4 Different Colours
• Support of Progressive Scan and 100 Hz.
• 3 X 4Bits RGB-DACs On-Chip
• Free Programmable Pixel Clock from 10 MHz to 32MHz
• Pixel Clock Independent from CPU Clock
• Multinorm H/V-Display Synchronisation in Master or Slave Mode
7.7. Acquisition Features
• Multistandard Digital Data Slicer
• Parallel Multi-norm Slicing (TTX, VPS, WSS, CC, G+)
• Four Different Framing Codes Available
• Data Caption only limited by available Memory
• Programmable VBI-buffer
• Full Channel Data Slicing Supported
• Fully Digital Signal Processing
• Noise Measurement and Controlled Noise Compensation
• Attenuation Measurement and Compensation
• Group Delay Measurement and Compensation
• Exact Decoding of Echo Disturbed Signals
7.8. Ports
• One 8-bit I/O-port with open drain output and optional I 2 C Bus emulation support (Port0)
• Two 8-bit multifunction I/O-ports (Port1, Port3)
• One 4-bit port working as digital or analogue inputs for the ADC (Port2)
• One 2-bit I/O port with secondary function (P4.2, 4.3, 4.7)
• One 4-bit I/O-port with secondary function (P4.0, 4.1, 4.4) (Not available in P-SDIP 52)
8. SERIAL ACCESS CMOS 16K (2048*8) EEPROM ST24C16
The ST24C16 is a 16Kbit electrically erasable programmable memory (EEPROM), organised as 8 blocks
of 256*8 bits. The memory is compatible with the I²C standard, two wire serial interface, which uses a bidirectional data bus and serial clock. The memory carries a built-in 4 bit, unique device identification code
(1010) corresponding to the I²C bus definition. This is used together with 1 chip enable input (E) so that up
to 2*8K devices may be attached to the I²C bus and selected individually.
9. CLASS AB STEREO HEADPHONE DRIVER TDA1308
The TDA1308 is an integrated class AB stereo headphone driver contained in a DIP8 plastic package. The
device is fabricated in a 1 mm CMOS process and has been primarily developed for portable digital audio
applications.
10. SAW FILTERS
K3953M is an IF Filter for Video Applications. The package is SIP5K. Supported standards are B/G, D/K, I,
L/L’.
K9656M is an IF Filter for Audio Applications. The package is SIP5K. Supported standards are B/G, D/K, I,
L/L’.
20” TFT TV Service Manual
3
24/10/2003
11. IC DESCRIPTIONS AND INTERNAL BLOCK DIAGRAM
LM1117
LM2576
LM317T
TFMS5360
ST24LC21
SST37VF040
TEA5114A
TEA6415
VPC3230D
SDA55XX
TDA9885/86
TDA1308T
AN7522N
PI5V330
GM6015
SAA3010T
AD9883A
MC141585
MC34063
MSP3400G
11.1. LM1117
11.1.1. General Description
The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load current.
It has the same pin-out as National Semiconductor’s industry standard LM317. The LM1117 is available in
an adjustable version, which can set the output voltage from 1.25V to 13.8V with only two external
resistors. In addition, it is also available in five fixed voltages, 1.8V, 2.5V, 2.85V, 3.3V, and 5V.
The LM1117 offers current limiting and thermal shutdown. Its circuit includes a zener trimmed bandgap
reference to as-sure output voltage accuracy to within ±1%. The LM1117 series is available in SOT-223,
TO-220, and TO-252 D-PAK packages. A minimum of 10µF tantalum capacitor is required at the output to
improve the transient response and stability.
11.1.2. Features
• Available in 1.8V, 2.5V, 2.85V, 3.3V, 5V, and Adjustable Versions
• Space Saving SOT-223 Package
• Current Limiting and Thermal Protection
• Output Current 800mA
• Line Regulation 0.2% (Max)
• Load Regulation 0.4% (Max)
• Temperature Range
— LM1117 0°C to 125°C
— LM1117I -40°C to 125°C
—
11.1.3. Applications
• 2.85V Model for SCSI-2 Active Termination
• Post Regulator for Switching DC/DC Converter
• High Efficiency Linear Regulators
• Battery Charger
• Battery Powered Instrumentation
11.1.4.
Connection Diagrams
20” TFT TV Service Manual
4
24/10/2003
11.2. LM2576
11.2.1. General Description
The LM2576 series of regulators are monolithic integrated circuits ideally suited for easy and convenient
design of a step–down switching regulator (buck converter). All circuits of this series are capable of driving
a 3.0 A load with excellent line and load regulation.
These devices are available in fixed output voltages of 3.3 V, 5.0 V, 12 V, 15 V, and an adjustable output
version. These regulators were designed to minimize the number of external components to simplify the
power supply design. Standard series of inductors optimized for use with the LM2576 are offered by
several different inductor manufacturers.
Since the LM2576 converter is a switch–mode power supply, its efficiency is significantly higher in
comparison with popular three–terminal linear regulators, especially with higher input voltages. In many
cases, the power dissipated is so low that no heatsink is required or its size could be reduced dramatically.
A standard series of inductors optimized for use with the LM2576 are available from several different
manufacturers. This feature greatly simplifies the design of switch–mode power supplies.
The LM2576 features include a guaranteed ±4% tolerance on output voltage within specified input voltages
and output load conditions, and ±10% on the oscillator frequency (±2% over 0°C to 125°C). External
shutdown is included, featuring 80 mA (typical) standby current. The output switch includes cycle–by–cycle
current limiting, as well as
thermal shutdown for full protection under fault conditions.
11.2.2. Features
• 3.3 V, 5.0 V, 12 V, 15 V, and Adjustable Output Versions
• Adjustable Version Output Voltage Range, 1.23 to 37 V ±4% Maximum Over Line and Load Conditions
• Guaranteed 3.0 A Output Current
• Wide Input Voltage Range
• Requires Only 4 External Components
• 52 kHz Fixed Frequency Internal Oscillator
• TTL Shutdown Capability, Low Power Standby Mode
• High Efficiency
• Uses Readily Available Standard Inductors
• Thermal Shutdown and Current Limit Protection
• Moisture Sensitivity Level (MSL) Equals 1
11.2.3.
Pin description
20” TFT TV Service Manual
5
24/10/2003
11.3. LM317T
11.3.1. Description
The LM317T is an adjustable 3 terminal positive voltage regulator capable of supplying in excess of 1.5
amps over an output range of 1.25 to 37 volts. This voltage regulator is exceptionally easy to use and
requires only two external resistors to set the output voltage. Further, it employs internal current limiting,
thermal shutdown and safe area compensation, making it essentially blow–out proof. The LM317 serves a
wide variety of applications including local, on card regulation. This device can also be used to make a
programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the
LM317 can be used as a precision current regulator.
11.3.2. Features
• Output Current in Excess of 1.5 A
• Output Adjustable between 1.2 V and 37 V
• Internal Thermal Overload Protection
• Internal Short Circuit Current Limiting Constant with Temperature
• Output Transistor Safe–Area Compensation
• Floating Operation for High Voltage Applications
2
• Available in Surface Mount D PAK, and Standard 3–Lead Transistor Package
• Eliminates Stocking many Fixed Voltages
11.4. TFMS5360
11.4.1. Description
The TFMS5360 is a miniature receiver for infrared remote control systems.
11.4.2. Features
• Photo detector and preamplifier in one.
• 36 KHZ
• Pin diode and preamp
• IR filter.
20” TFT TV Service Manual
6
24/10/2003
11.5. ST24LC21
11.5.1. Description
The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM), organized by 8 bits.
This device can operate in two modes: Transmit Only mode and I 2C bidirectional mode. When powered,
the device is in Transmit Only mode with EEPROM data clocked out from the rising edge of the signal
applied on VCLK. The device will switch to the I2C bidirectional mode upon the falling edge of the signal
applied on SCL pin. The ST24LC21 can not switch from the I2C bidirectional mode to the Transmit Only
mode (except when the power supply is removed). The device operates with a power supply value as low
as 2.5V. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.
11.5.2. Features
• 1 million Erase/Write cycles
• 40 years data retention
• 2.5V to 5.5V single supply voltage
• 400k Hz compatibility over the full range of supply voltage
• Two wire serial interface I2C bus compatible
• Page Write (Up To 8 Bytes)
• Byte, random and sequential read modes
• Self timed programming cycle
• Automatic address incrementing
• Enhanced ESD/Latch up
• Performances
11.5.3.
Pin connections
DIP Pin connections
CO Pin connections
NC: Not connected
Signal names
SDA
SCL
Vcc
Vss
VCLK
Serial data Address Input/Output
2
Serial Clock (I C mode)
Supply voltage
Ground
Clock transmit only mode
20” TFT TV Service Manual
7
24/10/2003
11.6. SST37VF040
11.6.1. Description
The SST37VF512/010/020/040 devices are 64K x8 / 128Kx8 / 256K x8 / 512K x8 CMOS, Many-Time
Programmable (MTP), low cost flash, manufactured with SST’s proprietary, high performance CMOS
Super Flash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability
and manufacturability compared with alternate approaches. The SST37VF512/010/020/040 can be
electrically erased and programmed at least 1000 times using an external programmer, e.g., to change the
contents of devices in inventory. The SST37VF512/010/020/040 have to be erased prior to programming.
These devices conform to JEDEC standard pinouts for byte-wide flash memories. Featuring high
performance Byte-Program, the SST37VF512/010/020/040 provide a typical Byte-Pro-gram time of 10 µs.
Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with an
endurance of at least 1000 cycles. Data retention is rated at greater than 100 years. The
SST37VF512/010/020/040 are suited for applications that require infrequent writes and low power
nonvolatile storage. These devices will improve flexibility, efficiency and performance while matching the
low cost in nonvolatile applications that currently use UV-EPROMs, OTPs, and mask ROMs.
11.6.2. Features
• Organized as 64K x8 / 128K x8 / 256K x8 / 512K x8
• 2.7-3.6V Read Operation
• Superior Reliability
– Endurance: At least 1000 Cycles
– Greater than 100 years Data Retention
• Low Power Consumption:
– Active Current: 10 mA (typical)
– Standby Current: 2 µA (typical)
• Fast Read Access Time:
– 70 ns
– 90 ns
• Latched Address and Data
• Fast Byte-Program Operation:
– Byte-Program Time: 10 µs (typical)
– Chip Program Time:
0.6 seconds (typical) for SST37VF512
1.2 seconds (typical) for SST37VF010
2.4 seconds (typical) for SST37VF020
4.8 seconds (typical) for SST37VF040
• Electrical Erase Using Programmer
– Does not require UV source
– Chip-Erase Time: 100 ms (typical)
• CMOS I/O Compatibility
• JEDEC Standard Byte-wide Flash EEPROM Pinouts
• Packages Available
– 32-lead PLCC
– 32-lead TSOP (8mm x 14mm)
– 32-pin PDIP
11.6.3.
Pin Description
Symbol
1
AMS -A0
DQ7-DQ0
Pin name
Address Inputs
Data Input/output
CE#
WE#
OE#
VDD
VSS
NC
Chip Enable
Write Enable
Output Enable
Power Supply
Ground
No Connection
Functions
To provide memory addresses.
To output data during Read cycles and receive input data during Program cycles.
The outputs are in tri-state when OE# or CE# is high.
To activate the device when CE# is low.
To program or erase (WE# = VIL pulse during Program or Erase)
To gate the data output buffers during Read operation when low
To provide 3.0V supply (2.7-3.6V)
Unconnected pins.
1. AMS = Most significant address
AMS = A15 for SST37VF512, A16 for SST37VF010, A17 for SST37VF020, and A18 for SST37VF040
20” TFT TV Service Manual
8
24/10/2003
11.7. TEA5114A
11.7.1. General description
This integrated circuit provides RGB switching allowing connections between peri TV plug, internal RGB
generator and video processor in a TV set.
The input signal black level is tied to the same reference voltage on each input in order to have no
differential voltage when switching two RGB generators.
An AC output signal higher than 2 Vpp makes gain going slowly down to 0dBto protect the TV set video
amplifier from saturation.
Fast blanking output is a logical OR between FB1 (Pin 8) and FB2 (Pin 10).
11.7.2. Features
• 25MHz Bandwidth
• Crosstalk : 55dB
• Short circuit to ground or VCC protected
• Anti saturation gain changing
• Video switching
11.7.3.
Pin Connections
20” TFT TV Service Manual
9
24/10/2003
11.8. TEA6415
11.8.1. General description
The main function of the IC is to switch 8 video input sources on 6 outputs. Each output can be switched
on only one of each input. On each input an alignment of the lowest level of the signal is made (bottom of
synch. top for CVBS or black level for RGB signals). Each nominal gain between any input and output is
6.5dB. For D2MAC or Chroma signal the alignment is switched off by forcing, with an external resistor
bridge, 5 VDC on the input. Each input can be used as a normal input or as a MAC or Chroma input (with
external resistor bridge). All the switching possibilities are changed through the BUS. Driving 75Ω load
needs an external transistor. It is possible to have the same input connected to several outputs. The
starting configuration upon power on (power supply: 0 to 10V) is undetermined. In this case, 6 words of 16
bits are necessary to determine one configuration. In other case, 1 word of 16 bits is necessary to
determine one configuration.
11.8.2. 13.5.2.Features
• 20MHz Bandwidth
• Cascadable with another TEA6415C (Internal address can be changed by pin 7 voltage)
• 8 Inputs (CVBS, RGB, MAC, CHROMA,...)
• 6 Outputs
• Possibility of MAC or chroma signal for each input by switching-off the clamp with an external resistor
bridge
• Bus controlled
• 6.5dB gain between any input and output
• 55dB crosstalk at 5mHz
• Fully ESD protected
1.
2.
11.8.3.
Input
Data
3.
4.
Input
Clock
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
Input
Input
Prog
Input
Vcc
Input
Input
Ground
Output :
Output :
Output :
Output :
Output :
Output :
Ground
Input
13.5.3.Pinning
:
Max
: 2Vpp, Input Current: 1mA, Max : 3mA
:
Low level
: -0.3V Max: 1.5V,
High level
: 3.0V Max
: Vcc+0.5V
:
Max
: 2Vpp, Input Current: 1mA, Max
:
Low level
: -0.3V Max: 1.5V,
High level
: 3.0V Max
: Vcc+0.5V
:
Max
: 2Vpp, Input Current: 1mA, Max : 3mA
:
Max
: 2Vpp, Input Current: 1mA, Max : 3mA
:
:
:
:
Max
12V
Max
Max
: 3mA
: 2Vpp, Input Current: 1mA, Max: 3mA
: 2Vpp, Input Current: 1mA, Max : 3mA
: 2Vpp, Input Current: 1mA, Max : 3mA
5.5Vpp,
Min : 4.5Vpp
5.5Vpp,
Min : 4.5Vpp
5.5Vpp,
Min : 4.5Vpp
5.5Vpp,
Min : 4.5Vpp
5.5Vpp,
Min : 4.5Vpp
5.5Vpp, Min : 4.5Vpp
:
20” TFT TV Service Manual
Max : 2Vpp, Input Current
10
: 1mA, Max
: 3mA
24/10/2003
11.9. VPC3230D
11.9.1. General Description
The VPC 323xD is a high-quality, single-chip video front-end, which is targeted for 4:3 and 16:9, 50/60-Hz
and 100/120 Hz TV sets. It can be combined with other members of the DIGIT3000 IC family (such as
DDP 331x) and/or it can be used with 3rd-party products.
The main features of the VPC 323xD are
• high-performance adaptive 4H comb filter Y/C separator with adjustable vertical peaking
• multi-standard colour decoder PAL/NTSC/SECAM including all substandards
• four CVBS, one S-VHS input, one CVBS output
• two RGB/YCr Cb component inputs, one Fast Blank (FB) input
• integrated high-quality A/D converters and associated clamp and AGC circuits
• multi-standard sync processing
• linear horizontal scaling (0.25 ... 4), as well as non-linear horizontal scaling ‘Panorama-vision’
• PAL+ preprocessing
• line-locked clock, data and sync, or 656-output interface
• peaking, contrast, brightness, color saturation and tint for RGB/ YC r C b and CVBS/ S-VHS
• high-quality soft mixer controlled by Fast Blank
• PIP processing for four picture sizes (1/4, 1/9, 1/16 or 1/36 of normal size) with 8-bit resolution
• 15 predefined PIP display configurations and expert mode (fully programmable)
• control interface for external field memory
• I2C-bus interface
• one 20.25-MHz crystal, few external components
• 80-pin PQFP package
11.9.2. Pin Connections and Short Descriptions
NC = not connected
LV = if not used, leave vacant
X = obligatory; connect as described in circuit diagram
SUPPLYA = 4.75...5.25 V, SUPPLYD = 3.15...3.45 V
Pin No.
PQFP
80-pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
Pin Name
Type
Connection
(if not used)
Short Description
B1/CB1IN
G1/Y1IN
R1/CR1IN
B2/CB2IN
G2/Y2IN
R2/CR2IN
ASGF
FFRSTWIN
VSUPCAP
VSUPD
GNDD
GNDCAP
SCL
SDA
RESQ
TEST
VGAV
YCOEQ
FFIE
FFWE
FFRSTW
FFRE
FFOE
CLK20
GNDPA
VSUPPA
LLC2
LLC1
VSUPLLC
IN
IN
IN
IN
IN
IN
VREF
VREF
VREF
VREF
VREF
VREF
X
LV or GNDD
X
X
X
X
X
X
X
GNDD
GNDD
GNDD
LV
LV
LV
LV
LV
LV
X
X
LV
LV
X
Blue1/Cb1 Analog Component Input
Green1/Y1 Analog Component Input
Read1/Cr1 Analog Component Input
Blue2/Cb2 Analog Component Input
Green2/Y2 Analog Component Input
Read2/Cr2 Analog Component Input
Analog Shield GNDF
FIFO Reset Write Input
Digital Decoupling Circuitry Supply Voltage
Supply Voltage, Digital Circuitry
Ground, Digital Circuitry
Digital Decoupling Circuitry GND
2
I C Bus Clock
2
I C Bus Data
Reset Input, Active Low
Test Pin, connect to GNDD
VGAV Input
Y/C Output Enable Input, Active Low
FIFO Input Enable
FIFO Write Enable
FIFO Reset Write/Read
FIFO Read Enable
FIFO Output Enable
Main Clock output 20.25 MHz
Pad Decoupling Circuitry GND
Pad Decoupling Circuitry Supply Voltage
Double Clock Output
Clock Output
Supply Voltage, LLC Circuitry
IN
OUT
SUPPLYD
SUPPLYD
OUT
IN/OUT
IN/OUT
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
IN/OUT
OUT
OUT
OUT
IN/OUT
SUPPLYD
20” TFT TV Service Manual
11
24/10/2003
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
GNDLLC
Y7
Y6
Y5
Y4
GNDY
VSUPY
Y3
Y2
Y1
Y0
C7
C6
C5
C4
VSUPC
GNDC
C3
C2
C1
C0
GNDSY
VSUPSY
INTLC
AVO
FSY/HC/HSYA
SUPPLYD
OUT
OUT
OUT
OUT
SUPPLYD
SUPPLYD
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
SUPPLYD
SUPPLYD
OUT
OUT
OUT
OUT
SUPPLYD
SUPPLYD
OUT
OUT
OUT
X
GNDY
GNDY
GNDY
GNDY
X
X
GNDY
GNDY
GNDY
GNDY
GNDC
GNDC
GNDC
GNDC
X
X
GNDC
GNDC
GNDC
GNDC
X
X
LV
LV
LV
56
57
58
MSY/HS
VS
FPDAT/VSYA
IN/OUT
OUT
IN/OUT
LV
LV
LV
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
VSTBYY
CLK5
NC
XTAL1
XTAL2
ASGF
GNDF
VRT
I2CSEL
ISGND
VSUPF
VOUT
CIN
VIN1
VIN2
VIN3
VIN4
VSUPAI
GNDAI
VREF
SUPPLYA
OUT
IN
OUT
SUPPLYA
OUTPUT
IN
SUPPLYA
SUPPLYA
OUT
IN
IN
IN
IN
IN
SUPPLYA
SUPPLYA
OUTPUT
X
LV
LV or GNDD
X
X
X
X
X
X
X
X
LV
LV
VRT
VRT
VRT
VRT
X
X
X
79
80
FB1IN
AISGND
IN
SUPPLYA
VREF
X
20” TFT TV Service Manual
Ground, LLC Circuitry
Picture Bus Luma (MSB)
Picture Bus Luma
Picture Bus Luma
Picture Bus Luma
Ground, Luma Output Circuitry
Supply Voltage, Luma Output Circuitry
Picture Bus Luma
Picture Bus Luma
Picture Bus Luma
Picture Bus Luma (LSB)
Picture Bus Chroma (MSB)
Picture Bus Chroma
Picture Bus Chroma
Picture Bus Chroma
Supply Voltage, Chroma Output Circuitry
Ground, Chroma Output Circuitry
Picture Bus Chroma
Picture Bus Chroma
Picture Bus Chroma
Picture Bus Chroma (LSB)
Ground Sync Pad Circuitry
Supply Voltage, Sync Pad Circuitry
Interlace Output
Active Video Output
Front Sync/ Horizontal Clamp Pulse/Front-End
Horizontal Sync Output
Main Sync/Horizontal Sync Pulse
Vertical Sync Pulse
Front End/Back-End Data/Front-End Vertical Sync
Output
Standby Supply Voltage
CCU 5 MHz Clock Output
Not Connected
Analog Crystal Input
Analog Crystal Output
Analog Shield GNDF
Ground, Analog Front-End
Reference Voltage Top, Analog
2
I C Bus Address Select
Signal Ground for Analog Input, connect to GNDF
Supply Voltage, Analog Front-End
Analog Video Output
Chroma/Analog Video 5 Input
Video 1 Analog Input
Video 2 Analog Input
Video 3 Analog Input
Video 4 Analog Input
Supply Voltage, Analog Component Inputs Front-End
Ground, Analog Component Inputs Front-End
Reference Voltage Top, Analog Component Inputs
Front-End
Fast Blank Input
Signal Ground for Analog Component Inputs, connect
to GNDAI
12
24/10/2003
11.10. SDA55XX (SDA5550)
11.10.1. General description
The SDA55XX is a single chip teletext decoder for decoding World System Teletext data as well as Video
Programming System (VPS), Program Delivery Control (PDC), and Wide Screen Signalling (WSS) data
used for PAL plus transmissions (Line 23). The device also supports Closed caption acquisition and
decoding. The device provides an integrated general-purpose, fully 8051-compatible Microcontroller with
television specific hardware features. Microcontroller has been enhanced to provide powerful features such
as memory banking, data pointers, and additional interrupts etc. The on-chip display unit for displaying
Level 1.5 teletext data can also be used for customer defined on screen displays. Internal XRAM consists
of up to16 Kbytes. Device has an internal ROM of up to 128 KBytes. ROMless versions can access up to 1
MByte of external RAM and ROM. The SDA 55XX supports a wide range of standards including PAL,
NTSC and contains a digital slicer for VPS, WSS, PDC, TTX and Closed Caption, an accelerating
acquisition hardware module, a display generator for Level 1.5 TTX data and powerful On screen Display
capabilities based on parallel attributes, and Pixel oriented characters (DRCS).
The 8-bit Microcontroller runs at 360 ns. cycle time (min.). Controller with dedicated hardware does most of
the internal TTX acquisition processing, transfers data to/from external memory interface and receives/
transmits data via I2C-firmware user-interface. The slicer combined with dedicated hardware stores TTX
data in a VBI buffer of 1 Kilobyte. The Microcontroller firmware performs all the acquisition tasks (hamming
and parity-checks, page search and evaluation of header control bits) once per field. Additionally, the
firmware can provide high-end Teletext features like Packet-26-handling, FLOF, TOP and list-pages. The
interface to user software is optimized for minimal overhead. SDA 55XX is realized in 0.25 micron
technology with 2.5 V supply voltage and 3.3 V I/O (TTL compatible). The software and hardware
development environment (TEAM) is available to simplify and speed up the development of the software
and On Screen Display. TEAM stands for TVT Expert Application Maker. It improves the TV controller
software quality in following aspects:
– Shorter time to market
– Re-usability
– Target independent development
– Verification and validation before targeting
– General test concept
– Graphical interface design requiring minimum programming and controller know how.
– Modular and open tool chain, configurable by customer.
20” TFT TV Service Manual
13
24/10/2003
11.11. TDA9885/86
11.11.1. General description
The TDA9885 is an alignment-free single standard (without positive modulation) vision and sound IF signal PLL.
The TDA9886 is an alignment-free multistandard (PAL, SECAM and NTSC) vision and sound IF signal PLL
demodulator for positive and negative modulation including sound AM and FM processing.
Both devices can be used for TV, VTR, PC and set-top box applications.
11.11.2. Features
• 5 V supply voltage
• Gain controlled wide-band Vision Intermediate Frequency (VIF) amplifier (AC-coupled)
• Multistandard true synchronous demodulation with active carrier regeneration (very linear demodulation, good
intermodulation figures, reduced harmonics, excellent pulse response)
• Gated phase detector for L/L accent standard
• Fully integrated VIF Voltage Controlled Oscillator (VCO), alignment-free; frequencies switchable for all
negative and positive modulated standards via I2C-bus
• Digital acquisition help, VIF frequencies of 33.4, 33.9, 38.0, 38.9, 45.75 and 58.75 MHz
• 4 MHz reference frequency input [signal from Phase-Locked Loop (PLL) tuning system] or operating as crystal
oscillator
• VIF Automatic Gain Control (AGC) detector for gain control, operating as peak sync detector for negative
modulated signals and as a peak white detector for positive modulated signals
• Precise fully digital Automatic Frequency Control (AFC) detector with 4-bit digital-to-analog converter; AFC bits
via I2C -bus readable
• TakeOver Point (TOP) adjustable via I2C-bus or alternatively with potentiometer
• Fully integrated sound carrier trap for 4.5, 5.5, 6.0 and 6.5 MHz, controlled by FM-PLL oscillator
• Sound IF (SIF) input for single reference Quasi Split Sound (QSS) mode (PLL controlled)
• SIF AGC for gain controlled SIF amplifier; single reference QSS mixer able to operate in high performance
single reference QSS mode and in intercarrier mode, switchable via I2C-bus
• AM demodulator without extra reference circuit
• Alignment-free selective FM-PLL demodulator with high linearity and low noise
• I2C-bus control for all functions
• I2C-bus transceiver with pin programmable Module Address (MAD).
11.11.3. Pinning
SYMBOL
VIF1
VIF2
OP1
FMPLL
DEEM
AFD
DGND
AUD
TOP
SDA
SCL
SIOMA
n.c.
TAGC
REF
VAGC
CVBS
AGND
VPLL
VP
AFC
OP2
SIF1
SIF2
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
DESCRIPTION
VIF differential input 1
VIF differential input 2
output 1 (open-collector)
FM-PLL for loop filter
de-emphasis output for capacitor
AF decoupling input for capacitor
digital ground
audio output
tuner AGC TakeOver Point (TOP)
I2C-bus data input/output
I2C-bus clock input
sound intercarrier output and MAD select
not connected
tuner AGC output
4 MHz crystal or reference input
VIF-AGC for capacitor; (Not connected for TDA9885)
video output
analog ground
VIF-PLL for loop filter
supply voltage (+5 V)
AFC output
output 2 (open-collector)
SIF differential input 1
SIF differential input 2
20” TFT TV Service Manual
14
24/10/2003
11.12. TDA1308
11.12.1. General Description
The TDA1308 is an integrated class AB stereo headphone driver contained in an SO8 or a DIP8 plastic
package. The device is fabricated in a 1 mm CMOS process and has been primarily developed for portable
digital audio applications.
11.12.2. Features
• Wide temperature range
• No switch ON/OFF clicks
• Excellent power supply ripple rejection
• Low power consumption
• Short-circuit resistant
• High performance
• high signal-to-noise ratio
• High slew rate
• Low distortion
• Large output voltage swing.
11.12.3. Pinning
SYMBOL
OUTA
INA(neg)
INA(pos)
VSS
INB(pos)
INB(neg)
OUTB
VDD
PIN
1
2
3
4
5
6
7
8
DESCRIPTION
Output A (Voltage swing)
Inverting input A
Non-inverting input A
Negative supply
Non-inverting input B
Inverting input B
Output B (Voltage swing)
Positive supply
PIN VALUE
Min : 0.75V, Max : 4.25V
Vo(clip) : Min : 1400mVrms
2.5V
0V
2.5V
Vo(clip) : Min : 1400mVrms
Min : 0.75V, Max : 4.25V
5V, Min : 3.0V, Max : 7.0V
11.13. AN7522N
11.13.1. General description
AN7522N is a BTL 5.0W x 2ch Power Amplifier with Standby and Volume Function Silicon Monolithic
Bipolar IC. It is used for low frequency amplifier applications.
11.13.2. Pin Descriptions
Pin No
1
2
3
4
5
6
Description
Vcc
Ch.1 Output (+)
GND (Ch.1 Output)
Ch.1 Output (-)
Standby
Ch.1 Input
20” TFT TV Service Manual
Pin No
7
8
9
10
11
12
Description
GND (Input)
Ch.2 Input
Volume
Ch.2 Output (-)
GND (Ch.2 Output)
Ch.2 Output (+)
15
24/10/2003
11.14. PI5V330
11.14.1. General description
Pericom Semiconductor’s PI5V series of mixed signal video circuits are produced in the Company’s
advanced CMOS low-power technology, achieving industry leading performance.
The PI5V330 is a true bidirectional Quad 2-channel multiplexer/demultiplexer that is recommended for both
RGB and composite video switching applications. The VideoSwitch™ can be driven from a current output
RAMDAC or voltage output composite video source.
Low ON-resistance and wide bandwidth make it ideal for video and other applications. Also this device has
exceptionally high current capability which is far greater than most
analog switches offered today. A single 5V supply is all that is required for operation.
The PI5V330 offers a high-performance, low-cost solution to switch between video sources. The
application section describes the PI5V330 replacing the HC4053 multiplier and buffer/amplifier.
11.14.2. Features
• High-performance, low-cost solution to switch between video sources
• Wide bandwidth: 200 MHz
• Low ON-resistance: 3W
• Low crosstalk at 10 MHz: –58 dB
• Ultra-low quiescent power (0.1 µA typical)
• Single supply operation: +5.0V
• Fast switching: 10 ns
• High-current output: 100 mA
• Packages available:
– 16-pin 300-mil wide plastic SOIC (S)
– 16-pin 150-mil wide plastic SOIC (W)
– 16-pin 150-mil wide plastic QSOP (Q)
11.14.3. Pin Descriptions
Pin Name
S1A, S2A
S1B, S2B
S1C, S2C
S1D, S2D
IN
EN
DA, DB,
DC, DD
GND
VCC
Description
Analog Video I/O
Select Input
Enable
Analog Video I/O
Ground
Power
20” TFT TV Service Manual
16
24/10/2003
11.15. GM6015
11.15.1. General description
The Genesis Microchip 6015RD1 LCD TV reference board is a complete display processor for LCD, PDP
and LCOS based televisions. The reference board demonstrates the processing capabilities of the Genesis
Microchip gm6015 television controller IC. The gm6015 IC is a full-featured, dual-channel video processor
TM
with Genesis industry leading Crystal Ciema Plus video scan conversion. The 6015RD1 board inputs
analog YPbPr/RGB, NTSC/PAL/SECAM CVBS/YC, UHF/VHF and outputs digital RGB to an XGA LCD
panel. A convenient on-screen display system provides easy control of the board’s processing capabilities.
The design kit is complete with hardware and software. Software includes G-Probe debug software, GWizard register calculator and G-TV application source code.
The 6015RD1 is a related reference board that outputs analog YpbPr/RGB.
11.15.2. Features
• Dual channel, gm6015 based LCD TV system
• Industry leading Crystal Cinema Plus video scan conversion
• Inputs:
i.
Component analog YPbPr/RGB
ii.
480/576I, 480/576P, 720P and 1080I HD
iii.
Dual NTSC/PAL/SECAM CVBS and YC
iv.
VGA, SVGA, XGA PC graphics
v.
Separate, composite or sync on Y/G
vi.
UHF/VHF RF (NTSC)
• Default output with XGA LCD interface PCB:
i.
Component analog YpbPr/RGB
• Other outputs:
ii.
8/16/20/24-bit 4:2:2/4:4:4 digital YCbCr/RGB
iii.
480/576I, 480/576P, 720P and 1080I HD
iv.
VGA, SVGA, XGA PC graphics
v.
Separate, composite or sync on Y/G
• On-screen display (OSD) user interface with automated self running demonstration
• Small form factor PCB
20” TFT TV Service Manual
17
24/10/2003
11.16. SAA3010T
11.16.1. Description
The SAA3010 is intended as a general purpose (RC-5) infrared remote control system for use where a low
voltage supply and a large debounce time are expected. The device can generate 2048 different commands and
utilizes a keyboard with a single pole switch for each key. The commands are arranged so that 32 systems can
be addressed, each system containing 64 different commands. The circuit response to legal (one key pressed at
a time) and illegal (more than one key pressed at a time) keyboard operation is specified in the section
“Keyboard operation”.
11.16.2. Features
• Low voltage requirement
• Biphase transmission technique
• Single pin oscillator
• Test mode facility
11.16.3. Pinning
Pin
1
2
3
7
Mnemonic
X7 (IPU)
SSM (I)
Z0-Z3 (IPU)
MDATA (OP3)
8
9-13
14
15-17
18
19
20
21-27
28
DATA (OP3)
DR7-DR3 (ODN)
VSS
DR-2-DR0 (ODN)
OSC (I)
TP2 (I)
TP1 (I)
X0-X6 (IPU)
VDD(I)
Function
Sense input from key matrix
Sense mode selection input
Sense inputs from key matrix
Generated output data modulated with 1/12 the oscillator frequency at a 25%
duty factor
Generated output information
Scan drivers
Ground (0V)
Scan drivers
Oscillator input
Test point 2
Test point 1
Sense inputs from key matrix
Voltage supply
Note:
(I): Input,
(IPU): input with p-channel pull-up transistor,
(ODN): output with open drain n-channel transistor
(OD3): output 3-state
20” TFT TV Service Manual
18
24/10/2003
11.17. AD9883A
11.17.1. General description
The AD9883A is a complete 8-bit, 140 MSPS monolithic analog interface optimized for capturing RGB
graphics signals from personal computers and workstations. Its 140 MSPS encode rate capability and full
power analog bandwidth of 300 MHz supports resolutions up to SXGA (1280 1024 at 75 Hz).
The AD9883A includes a 140 MHz triple ADC with internal 1.25 V reference, a PLL, and programmable
gain, offset, and clamp control. The user provides only a 3.3 V power supply, analog input, and Hsync and
COAST signals. Three-state CMOS outputs may be powered from 2.5 V to 3.3 V.
The AD9883A’s on-chip PLL generates a pixel clock from the Hsync input. Pixel clock output frequencies
range from 12 MHz to 140 MHz. PLL clock jitter is 500 ps p-p typical at 140 MSPS. When the COAST
signal is presented, the PLL maintains its output frequency in the absence of Hsync. A sampling phase
adjustment is provided. Data, Hsync, and clock output phase relationships are maintained. The AD9883A
also offers full sync processing for composite sync and sync-on-green applications.
A clamp signal is generated internally or may be provided by the user through the CLAMP input pin. This
interface is fully programmable via a 2-wire serial interface.
Fabricated in an advanced CMOS process, the AD9883A is provided in a space-saving 80-lead LQFP
surface-mount plastic package and is specified over the 0C to 70C temperature range.
11.17.2. Features
• 140 MSPS Maximum Conversion Rate
• 300 MHz Analog Bandwidth
• 0.5 V to 1.0 V Analog Input Range
• 500 ps p-p PLL Clock Jitter at 110 MSPS
• 3.3 V Power Supply
• Full Sync Processing
• Sync Detect for “ Plugging ”
• Midscale Clamping
• Power-Down Mode
• Low Power:500 mW Typical
• 4:2:2 Output Format Mode
11.17.3. Pin Descriptions
Pin Name
OUTPUTS
HSOUT
Function
VSOUT
Vertical Sync Output
A reconstructed and phase-aligned version of the video Vsync. The polarity of this
output can be controlled via a
serial bus bit. The placement and duration in all modes is set by the graphics
transmitter.
SOGOUT
Sync-On-Green Slicer Output
This pin outputs either the signal from the Sync-on-Green slicer comparator or an
unprocessed but delayed version
of the Hsync input.
(Note: Besides slicing off SOG, the output from this pin gets no other additional
processing on the AD9883A. Vsync separation is performed via the sync
separator.)
SERIAL PORT
(2-Wire)
SDA
SCL
A0
Horizontal Sync Output
A reconstructed and phase-aligned version of the Hsync input. Both the polarity
and duration of this output can be
programmed via serial bus registers. By maintaining alignment with DATACK and
Data, data timing with respect to
horizontal sync can always be determined.
Serial Port Data I/O
Serial Port Data Clock
Serial Port Address Input 1
For a full description of the 2-wire serial register and how it works, refer to the 2Wire Serial Control Port section.
20” TFT TV Service Manual
19
24/10/2003
DATA OUTPUTS
RED
GREEN
BLUE
DATA CLOCK OUTPUTS
DATACK
Data Output, RED Channel
Data Output, GREEN Channel
Data Output, BLUE Channel
The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to
output is fixed. When the sampling
time is changed by adjusting the PHASE register, the output timing is shifted as
well. The DATACK and HSOUT
outputs are also moved, so the timing relationship among the signals is
maintained.
Data Output Clock
This is the main clock output signal used to strobe the output data and
HSOUT into external logic. It is produced by the internal clock generator
and is synchronous with the internal pixel sampling clock. When the
sampling time is changed by adjusting the PHASE register, the output
timing is shifted as well. The Data, DATACK, and HSOUT outputs are all
moved, so the timing relationship among the signals is maintained.
INPUTS
RAIN
GAIN
BAIN
Analog Input for RED Channel
Analog Input for GREEN Channel
Analog Input for BLUE Channel
High impedance inputs that accept the RED, GREEN, and BLUE channel graphics
signals, respectively. (The three channels are identical, and can be used for any
colors, but colors are assigned for convenient reference.) They accommodate input
signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to
these pins to support clamp operation.
HSYNC
Horizontal Sync Input
This input receives a logic signal that establishes the horizontal timing reference
and provides the frequency reference
for pixel clock generation. The logic sense of this pin is controlled by serial register
0Eh Bit 6 (Hsync Polarity). Only the leading edge of Hsync is active; the trailing
edge is ignored. When Hsync Polarity = 0, the falling edge of Hsync is used.
When Hsync Polarity = 1, the rising edge is active. The input includes a Schmitt
trigger for noise immunity, with a nominal input threshold of 1.5 V.
VSYNC
Vertical Sync Input
This is the input for vertical sync.
SOGIN
Sync-on-Green Input
This input is provided to assist with processing signals with embedded sync,
typically on the GREEN channel. The pin is connected to a high speed comparator
with an internally generated threshold. The threshold level can be programmed in
10 mV steps to any voltage between 10 mV and 330 mV above the negative peak
of the input signal. The default voltage threshold is 150 mV. When connected to an
ac-coupled graphics signal with embedded sync, it will produce a noninverting
digital output on SOGOUT. (This is usually a composite sync signal, containing
both vertical and horizontal sync information that must be separated before
passing the horizontal sync signal to Hsync.) When not used, this input should be
left unconnected. For more details on this function and how it should be
configured, refer to the Sync-on-Green section.
CLAMP
External Clamp Input
This logic input may be used to define the time during which the input signal is
clamped to ground. It should be exercised when the reference dc level is known to
be present on the analog input channels, typically during the back porch of the
graphics signal. The CLAMP pin is enabled by setting control bit Clamp Function to
1, (register 0FH, Bit 7, default is 0).
When disabled, this pin is ignored and the clamp timing is determined internally by
counting a delay and duration from the trailing edge of the Hsync input. The logic
sense of this pin is controlled by Clamp Polarity register 0FH, Bit 6. When not
used, this pin must be grounded and Clamp Function programmed to 0.
COAST
Clock Generator Coast Input (Optional)
This input may be used to cause the pixel clock generator to stop synchronizing
with Hsync and continue producing a clock at its current frequency and phase. This
is useful when processing signals from sources that fail to produce horizontal sync
20” TFT TV Service Manual
20
24/10/2003
pulses during the vertical interval. The COAST signal is generally not required for
PC-generated signals. The logic sense of this pin is controlled by Coast Polarity
(register 0FH, Bit 3). When not used, this pin may be grounded and Coast Polarity
programmed to 1, or tied HIGH (to VD through a 10 k resistor) and Coast Polarity
programmed to 0. Coast Polarity defaults to 1 at power-up.
REF BYPASS
Internal Reference BYPASS
Bypass for the internal 1.25 V band gap reference. It should be connected to
ground through a 0.1 µF capacitor. The absolute accuracy of this reference is ±4%,
and the temperature coefficient is ±50 ppm, which is adequate for most AD9883A
applications. If higher accuracy is required, an external reference may be
employed instead.
MIDSCV
Midscale Voltage Reference BYPASS
Bypass for the internal midscale voltage reference. It should be connected to
ground through a 0.1 µF capacitor. The exact voltage varies with the gain setting of
the BLUE channel.
FILT
External Filter Connection
For proper operation, the pixel clock generator PLL requires an external filter.
Connect the filter shown in Figure 6 to this pin. For optimal performance, minimize
noise and parasitics on this node.
POWER SUPPLY
VD
Main Power Supply
These pins supply power to the main elements of the circuit. They should be as
quiet and filtered as possible.
VDD
Digital Output Power Supply
A large number of output pins (up to 25) switching at high speed (up to 110 MHz)
generate a lot of power supply transients (noise). These supply pins are identified
separately from the VD pins so special care can be taken to minimize output noise
transferred into the sensitive analog circuitry. If the AD9883A is interfacing with
lower voltage logic, VDD may be connected to a lower supply voltage (as low as
2.5 V) for compatibility.
VD
Clock Generator Power Supply
The most sensitive portion of the AD9883A is the clock generation circuitry. These
pins provide power to the clock PLL and help the user design for optimal
performance. The designer should provide “quiet,” noise-free power to these pins.
GND
Ground
The ground return for all circuitry on chip. It is recommended that the AD9883A be
assembled on a single solid ground plane, with careful attention to ground current
paths.
20” TFT TV Service Manual
21
24/10/2003
11.18. MC141585
11.18.1. General description
This is a high performance HCMOS device designed to interface with a micro controller unit to allow
colored symbols or characters to be displayed onto a LCD monitor. Because of the large number of fonts,
512 fonts including 496 standard fonts and 16 multi-color fonts, LMOSD2-16 is suitable to be adopted for
the multi-language monitor application especially. It minimizes the MCU’s burde n through its built-in RAM.
By storing a full screen of data and control information, this device has a capability to carry out ‘screenrefresh’ without any MCU supervision. Programmable hatch pattern generator is added for individual pixel
inspection.
Since there is no clearance between characters, special graphics oriented characters can be generated by
combining two or more character blocks. The full OSD menu is formed of 15 rows x 30 columns which can
by freely positioned on anywhere of the monitor screen by changing vertical or horizontal delay.
Special functions such as character background color, blinking, bordering or shadowing, four-level
windows with programmable size, row double height and double width, programmable vertical height of
character and row-to-row spacing, and full-screen erasing and Fade-In/Fade-Out are also incorporated.
There are 8 color selections for any individual character display with row intensity attribute and window
intensity attribute to expand the color mixture on OSD menu.
11.18.2. Features
• Totally 512 Fonts Including 496 Standard Fonts and 16 Multi-Color Fonts.
• 10x18 or 12x18 Font Matrix Selection
• Maximum Pixel CLK of 80MHz
• Maximum input resolution of 1580 dots/line (PIXin/HSYNC ratio)
• Wide Operating Frequency: max. 150KHz for Monitor
• Fully Programmable Character Array of 15 Rows by 30 Columns
• 8-Color Selection for Characters with Color Intensity Attribute on Each Row
• 7-Color Selection for Characters background
• True 16-Color Selection for Windows
• Shadowing on Windows with Programmable Shadow Width/Height/Color
• Fancy Fade-In/Fade-Out Effects
• Programmable Height of Character to Meet Multi-Sync Requirement
• Row To Row Spacing Control to Avoid Expansion Distortion
• Four Programmable Windows with Overlapping Capability
• Character Bordering or Shadowing
• Character/Symbol Blinking Function
• Programmable Vertical and Horizontal Positioning for Display Center
• M_BUS (IIC) Interface with Address $7A
11.18.3. Pin Description
Pin Assignment
VSS(Pin 1)
This is the ground pin for the chip.
PIXin (Pin 2)
This is the Pixel clock input for chip. The MC141585 chip is driven by this pixel clock for all the logics
inside.
20” TFT TV Service Manual
22
24/10/2003
NC (Pin 3)
No connection.
VDD (Pin 4)
This is the +5V power pin for the chip.
HSYNC (Pin 5)
This pin inputs a horizontal synchronize signal. It is negative polarity by default. The leading edge of
HSYNC synchronizes its internal horizontal timing. The maximum input ratio between PIXin/HSYNC should
not greater than 1580 for displaying 12X18 font matrix. For displaying 10X18 font matrix, this ratio should
not greater than 1280.
RESET (Pin 6)
An active low signal will reset ROW15 and ROW16 control registers. Refer to Control Registers section for
default set-tings. A proper RC network have to be tighten to this pin to ensure the device initialize properly
during power up. Refer to the application diagram.
SDA (Pin 7)
Data and control message are being transmitted to this chip from a host MCU via M_bus systems. This
wire is configurated as a uni-directional data line. (Detailed description of protocols will be discussed in the
M_BUS section).
SCL (Pin 8)
A separate synchronizing clock input from the transmitter is required for M_Bus protocol. Data is read at
the rising edge of each clock signal.
VDD (Pin 9)
This is the power pin for the digital logic of the chip.
VSYNC (Pin 10)
Similar to Pin 5, this pin inputs a vertical synchronize signal to synchronize the vertical control circuit. It is
negative polarity by default.
VDD (I) (Pin 11)
This is the voltage supply of RGB outputs when low intensity of Windows/ROW is selected. The RBG
output level would be equal to VDD(I) in this case. Please refer to Row Attribute/Window registers for more
detail. The input voltage for this pin should be equal to or less than V DD (Pin 17) for normal operation.
FBKG (Pin 12)
This pin will output a logic high while displaying characters or windows. It is defaulted to high impedance
state after power on, or when there is no output. An external 10 κΩ resistor pulled low is recommended to
avoid level toggling caused by hand effect when there is no output.
B,G,R (Pin 13, 14, 15)
LMOSD2-16 color outputs in CMOS level to the host monitor. These three signals are open drain outputs if
3_STATE bit is set and the color intensity is inactive. Otherwise, they are active high push-pull outputs.
See “REGISTERS” for more information. These pins are in high impedance state after power on.
VSS (Pin 24)
This is the ground pin for the digital logic of the chip.
20” TFT TV Service Manual
23
24/10/2003
11.19. MC34063
11.19.1. Description
The MC34063A Series is a monolithic control circuit containing the primary functions required for DC–to–
DC converters. These devices consist of an internal temperature compensated reference, comparator,
controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This
series was specifically designed to be incorporated in Step–Down and Step–Up and Voltage–Inverting
applications with a minimum number of external components.
11.19.2. Features
• Operation from 3.0 V to 40 V Input
• Low Standby Current
• Current Limiting
• Output Switch Current to 1.5 A
• Output Voltage Adjustable
• Frequency Operation to 100 kHz
• Precision 2% Reference
11.19.3. Pin connections
20” TFT TV Service Manual
24
24/10/2003
11.20. MSP34X0G
MSP3400G
Multistandard Sound Processor Family
11.20.1. Introduction
The MSP 34x0G family of single-chip Multistandard Sound Processors covers the sound processing of all
analog TV-Standards worldwide, as well as the NICAM digital sound standards. The full TV sound
processing, starting with analog sound IF signal-in, down to processed analog AF-out, is performed on a
single chip. Figure shows a simplified functional block diagram of the MSP 34x0G.
This new generation of TV sound processing ICs now includes versions for processing the multichannel
television sound (MTS) signal conforming to the standard recommended by the Broadcast Television
Systems Committee (BTSC). The DBX noise reduction, or alternatively, MICRONAS Noise Reduction
(MNR) is performed alignment free. Other processed standards are the Japanese FM-FM multiplex
standard (EIA-J) and the FM Stereo Radio standard. Current ICs have to perform adjustment procedures
in order to achieve good stereo separation for BTSC and EIA-J. The MSP 34x0G has optimum stereo
performance without any adjustments.
All MSP 34x0G versions are pin and software downward compatible to the MSP 34x0D. The MSP 34x0G
further simplifies controlling software. Standard selection requires a single I²C transmission only.
The MSP 34x0G has built-in automatic functions: The IC is able to detect the actual sound standard
automatically (Automatic Standard Detection). Furthermore, pilot levels and identification signals can be
evaluated internally with subsequent switching between mono/stereo/bilingual; no I²C interaction is
necessary (Automatic Sound Selection).
Source Select
2
I S bus interface consists of five pins:
1. I2S_DA_IN1, I2S_DA_IN2: For input, four channels (two channels per line, 2*16 bits) per sampling cycle
(32 kHz) are transmitted.
2. I2S_DA_OUT: For output, two channels (2*16 bits) per sampling cycle (32 kHz) are transmitted.
2
3. I2S_CL: Gives the timing for the transmission of I S serial data (1.024 MHz).
4. I2S_WS: The I2S_WS word strobe line defines the left and right sample.
11.20.2. Features
• Standard Selection with single I2C transmission
• Automatic Standard Detection of terrestrial TV standards
• Automatic Sound Selection (mono/stereo/bilingual), new registers MODUS, STATUS
• Two selectable sound IF (SIF) inputs
• Automatic Carrier Mute function
• Interrupt output programmable (indicating status change)
• Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness
• AVC: Automatic Volume Correction
• Subwoofer output with programmable low-pass and complementary high-pass filter
20” TFT TV Service Manual
25
24/10/2003
• 5-band graphic equalizer for loudspeaker channel
• Spatial effect for loudspeaker channel
• Four Stereo SCART (line) inputs, one Mono input; two Stereo SCART outputs
• Complete SCART in/out switching matrix
2
2
• Two I S inputs; one I S output
• Dolby Pro Logic with DPL 351xA coprocessor
• All analog FM-Stereo A2 and satellite standards; AM-SECAM L standard
• Simultaneous demodulation of (very) high-deviation FM-Mono and NICAM
• Adaptive deemphasis for satellite (Wegener-Panda, acc. to ASTRA specification)
• ASTRA Digital Radio (ADR) together with DRP 3510A
• All NICAM standards
• Korean FM-Stereo A2 standard
11.20.3. Pin connections
NC = not connected; leave vacant
LV = if not used, leave vacant
OBL = obligatory; connect as described in circuit diagram
DVSS: if not used, connect to DVSS
AHVSS: connect to AHVSS
Pin No.
Pin Name
Type
Connection
(if not used)
PLCC
68-pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
PSDIP
64-pin
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
-
PSDIP
52-pin
14
13
12
11
10
9
8
7
6
5
4
3
-
PQFP
80-pin
9
8
7
6
5
4
3
2
1
80
79
78
77
76
75
-
PLQFP
64-pin
8
7
6
5
4
3
2
1
64
63
62
61
60
59
58
-
ADR_WS
NC
ADR_DA
I2S_DA_IN1
I2S_DA_OUT
I2S_WS
I2S_CL
I2C_DA
I2C_CL
NC
STANDBYQ
ADR_SEL
D_CTR_I/O_0
D_CTR_I/O_1
NC
NC
NC
OUT
18
1
2
74
57
AUD_CL_OUT
OUT
LV
19
20
21
22
64
63
62
61
1
52
51
50
73
72
71
70
56
55
54
53
TP
XTAL_OUT
XTAL_IN
TESTEN
OUT
IN
IN
LV
OBL
OBL
OBL
23
60
49
69
52
ANA_IN2+
IN
AVSS via
56 pF/LV
24
59
48
68
51
ANA_IN-
IN
AVSS via
56 pF/LV
25
26
27
28
-
58
57
56
55
-
47
46
45
44
-
67
66
65
64
63
62
61
60
59
50
49
48
47
-
ANA_IN1+
AVSUP
AVSUP
NC
NC
AVSS
AVSS
MONO_IN
NC
IN
29
54
43
58
46
VREFTOP
30
31
32
33
34
35
53
52
51
50
49
48
42
41
40
39
-
57
56
55
54
53
52
45
44
43
42
41
40
SC1_IN_R
SC1_IN_L
ASG1
SC2_IN_R
SC2_IN_L
ASG2
20” TFT TV Service Manual
OUT
IN
OUT
IN/OUT
IN/OUT
IN/OUT
IN/OUT
IN
IN
IN/OUT
IN/OUT
IN
LV
LV
LV
LV
LV
LV
LV
OBL
OBL
LV
OBL
OBL
LV
LV
LV
LV
LV
LV
OBL
OBL
LV
LV
OBL
OBL
LV
LV
OBL
IN
IN
IN
IN
26
LV
LV
AHVSS
LV
LV
AHVSS
Short Description
ADR word strobe
Not connected
ADR Data Output
I2S1 data input
I2S data output
I2S word strobe
I2S clock
2
I C data
I2C clock
Not connected
Stand-by (low-active)
I2C bus address select
D_CTR_I/O_0
D_CTR_I/O_1
Not connected
Not connected
Not connected
Audio clock output
(18.432 MHz)
Test pin
Crystal oscillator
Crystal oscillator
Test pin
IF Input 2 (can be left
vacant, only if IF input 1 is
also not in use)
IF common (can be left
vacant, only if IF input 1 is
also not in use)
IF input 1
Analog power supply 5V
Analog power supply 5V
Not connected
Not connected
Analog ground
Analog ground
Mono input
Not connected
Reference voltage IF A/D
converter
SCART 1 input, right
SCART 1 input, left
Analog Shield Ground 1
SCART 2 input, right
SCART 2 input, left
Analog Shield Ground 2
24/10/2003
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
20” TFT TV Service Manual
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
SC3_IN_R
SC3_IN_L
ASG4
SC4_IN_R
SC4_IN_L
NC
AGNDC
AHVSS
AHVSS
NC
NC
CAPL_M
AHVSUP
CAPL_A
SC1_OUT_L
SC1_OUT_R
VREF1
SC2_OUT_L
SC2_OUT_R
NC
NC
DACM_SUB
NC
DACM_L
DACM_R
VREF2
DACA_L
DACA_R
NC
NC
RESETQ
NC
NC
NC
I2S_DA_IN2
DVSS
DVSS
DVSS
DVSUP
DVSUP
DVSUP
ADR_CL
27
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
IN
IN
OUT
LV
LV
AHVSS
LV
LV
LV or AHVSS
OBL
OBL
OBL
LV
LV
OBL
OBL
OBL
LV
LV
OBL
LV
LV
LV
LV
LV
LV
LV
LV
OBL
LV
LV
LV
LV
OBL
LV
LV
LV
LV
OBL
OBL
OBL
OBL
OBL
OBL
LV
SCART 3 input, right
SCART 3 input, left
Analog Shield Ground 4
SCART 4 input, right
SCART 4 input, left
Not connected
Analog reference voltage
Analog ground
Analog ground
Not connected
Not connected
Volume capacitor MAIN
Analog power supply 8V
Volume capacitor AUX
SCART output 1, left
SCART output 1, right
Reference ground 1
SCART output 2, left
SCART output 2, right
Not connected
Not connected
Subwoofer output
Not connected
Loudspeaker out, left
Loudspeaker out, right
Reference ground 2
Headphone out, left
Headphone out, right
Not connected
Not connected
Power-on-reset
Not connected
Not connected
Not connected
I2S2-data input
Digital ground
Digital ground
Digital ground
Digital power supply 5V
Digital power supply 5V
Digital power supply 5V
ADR clock
24/10/2003
12. SERVICE MENU SETTINGS
All system, geometry and white balance alignments are performed in production service mode. Before
starting the production mode alignments, make sure that all manual adjustments are done correctly. To
start production mode alignments enter the maİn menu by pressing “M” button and then press the digits 4,
7, 2 and 5 buttons respectively. The following menu appears on the screen.
Service
Adjust...
Options...
Aps Wss Test
TFT20 Version Time Date
After entering the Service menu, you can access its items by pressing “▲/▼” buttons. In order to enter
selected menu, use “◄/►” buttons. To exit the service menu press “M” button.
Entire service menu parameters of TFT TV are listed below.
12.1. ADJUST MENU SETTINGS
In order to enter Adjust menu, move the cursor to Adjust… parameter by pressing “▲/▼” buttons in
Service Menu and press “◄/►” button. The following menu appears on the screen.
Adjust...
P 08 CNN S 04 BG 463
There is no items for adjustment in ADJUST menu for now.
20” TFT TV Service Manual
28
24/10/2003
12.2. OPTIONS MENU SETTINGS
In order to enter Options menu, move the cursor to Options… parameter by pressing “▲/▼” buttons in
Service Menu and press “◄/►” button. The following menu appears on the screen.
Options...
Hue
First APS
A.P.S.
Headphone
Vsr
DBE
Subwoofer
Lineout
Dolby prologic
Equalizer
000:
On
There are 50 items in the OPTIONS menu, but 10 of them are seen when you first enter the menu. Using
“▲/▼” buttons remaining items can be seen.
Hue
Set ON
On/Off
First APS
On/Off
If ON, TV starts with APS menu at Start-up. Set OFF
A.P.S
On/Off
enable/disable Automatic Programming System. Set ON
Headphone
On/Off
enable/disable the usage of the HP and HP related items in sound menu. Set ON
Vsr
On/Off
enable/disable Vsr. Set OFF
DBE
On/Off
enable/disable DBE. Set OFF
Subwoofer
On/Off
enable/disable Subwoofer. Set OFF
Lineout
On/Off
enable/disable Lineout. Set ON
Dolby prologic
On/Off
enable/disable dolby prologic system. Set OFF
Equalizer
On/Off
enable/disable equalizer system. Set ON
BG
On/Off
enable/disable BG Standard. Set ON
DK
On/Off
enable/disable DK Standard. Set OFF
20” TFT TV Service Manual
29
24/10/2003
Options...
Equalizer
BG
DK
I
L
L’
M
N
NM
FM Prs Avl On
018:
Off
I
On/Off
enable/disable I Standard. Set OFF
L
On/Off
enable/disable L Standard. Set OFF
L’
On/Off
enable/disable L’ Standard. Set OFF
M
On/Off
enable/disable M Standard. Set OFF
N
On/Off
enable/disable N Standard. Set OFF
NM
On/Off
enable/disable NM Standard. Set OFF
FM Prs Avl On
Adjusts the FM Prescaler value, when Automatic Volume Levelling is On
Min. Value:
0000 00000
Max. Value:
00FF 00255
Recommended Value:
000F 00015: for 16 ohm
Options...
FM Prs Avl On
Nicam Prs Avl On
Scart Prs Avl On
Scart Volume Avl On
FM Prs Avl Off
Nicam Prs Avl Off
Scart Prs Avl Off
Scart Volume Avl Off
X
X
027: FFFF 65535
20” TFT TV Service Manual
30
24/10/2003
Nicam Prs Avl On
Adjusts the Nicam Prescaler value, when Automatic Volume Levelling is On
Min. Value:
0000 00000
Max. Value:
00FF 00255
Recommended Value:
0022 00035: for 16 ohm
Scart Prs Avl On
Adjusts the Scart Prescaler value, when Automatic Volume Levelling is On
Min. Value:
0000 00000
Max. Value:
00FF 00255
Recommended Value:
000F 00015: for 16 ohm
Scart Volume Avl On
Adjusts the Scart Volume value, when Automatic Volume Levelling is On
Min. Value:
0000 00000
Max. Value:
00FF 00255
Recommended Value:
0035 00051: for 16 ohm
FM Prs Avl Off
Adjusts the FM Prescaler value, when Automatic Volume Levelling is Off
Min. Value:
0000 00000
Max. Value:
00FF 00255
Recommended Value:
0008 00012: for 16 ohm
Nicam Prs Avl Off
Adjusts the Nicam Prescaler value, when Automatic Volume Levelling is Off
Min. Value:
0000 00000
Max. Value:
00FF 00255
Recommended Value:
0013 00028: for 16 ohm
Scart Prs Avl Off
Adjusts the Scart Prescaler value, when Automatic Volume Levelling is Off
Min. Value:
0000 00000
Max. Value:
00FF 00255
Recommended Value:
0008 00012: for 16 ohm
Scart Volume Avl Off
Adjusts the Scart Volume value, when Automatic Volume Levelling is Off
Min. Value:
0000 00000
Max. Value:
00FF 00255
Recommended Value:
0035 00051: for 16 ohm
X
Not used
Options...
X
X
X
Avl
Top TXT
Fast TXT
TXT Lang
IF Freq
Sound
Carrier
036:
On
20” TFT TV Service Manual
31
24/10/2003
Avl
On/Off
enable/disable Automatic Volume Levelling System. Set ON
Top TXT
On/Off
enable/disable TopText. Set OFF
Fast TXT
On/Off
enable/disable FastText. Set ON
TXT Lang
Switches between Teletext Language Groups
Min. Value:
0000 00000
Max. Value:
0004 00004
Recommended Value:
0000 00000
IF Freq
Adjusts the IF Frequency
Min. Value:
Max. Value:
Recommended Value:
0000
00FF
0000
00000
00255
00000
Sound
On/Off
enable/disable Sound. Set ON
Carrier
On/Off
enable/disable Carrier. Set ON
Options...
Carrier
RC_1541
AV-1
AV-2
S-VIDEO
AV-3
PC
MENU
X
X
045-
00001101
RC_1541
On/Off
Enables/disables Remote control usage for Service menu. Set ON.
AV-1
On/Off
enable/disable AV-1. Set ON
AV-2
On/Off
enable/disable AV-2. Set ON
S-VIDEO
On/Off
enable/disable S-VIDEO. Set ON
AV-3
On/Off
enable/disable AV-3. Set ON
PC
On/Off
enable/disable PC. Set ON
20” TFT TV Service Manual
32
24/10/2003
MENU
On/Off
enable/disable semi-transparent MENU. Set OFF.
X
Not used.
AGC
Adjusts the Automatic Gain Control value.
Min. Value:
0000 00000
Max. Value:
001F 00031
Recommended Value:
000A 00010
Options...
AV-3
PC
MENU
X
X
X
X
X
X
AGC
050- 0012 00018
12.3. APS WSS TEST MENU
In order to enter Aps Wss Test menu, move the cursor to Aps Wss Test parameter by pressing “▲/▼”
buttons in Service Menu and press “◄/►” button. The following menu appears on the screen.
Aps Wss Test
Programme
Search
VPS
Pdc Format 1
Pdc Format 2
Name
Wss
P 08
CNN S 04 BG 463
There are 7 items in the Aps Wss Test menu.
Programme
Search
VPS
Pdc Format 1
Pdc Format 2
Name
Wss
20” TFT TV Service Manual
33
24/10/2003
13. BLOCK DIAGRAM
20” TFT TV Service Manual
34
24/10/2003
FRONT END BOARD
20” TFT TV Service Manual
35
24/10/2003
SCALER BOARD
20” TFT TV Service Manual
36
24/10/2003
POWER+AUDIO AMP. BOARD
20” TFT TV Service Manual
37
24/10/2003
14. CIRCUIT DIAGRAMS
17AMP07-3
001
20” TFT TV Service Manual
38
24/10/2003
17AMP07-3
002
20” TFT TV Service Manual
39
24/10/2003
17MP07-1
001
20” TFT TV Service Manual
40
24/10/2003
17MP07-1
002
20” TFT TV Service Manual
41
24/10/2003
17SC07-2
001
20” TFT TV Service Manual
42
24/10/2003
17SC07-2
002
20” TFT TV Service Manual
43
24/10/2003
17SC07-2
003
20” TFT TV Service Manual
44
24/10/2003
17SC07-2
004
20” TFT TV Service Manual
45
24/10/2003
17TK07-1
20” TFT TV Service Manual
46
24/10/2003
17LD07-1
20” TFT TV Service Manual
47
24/10/2003
11UK10-2
20” TFT TV Service Manual
48
24/10/2003
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising