Texas Instruments | DEM-DAI1774 EVM | User Guides | Texas Instruments DEM-DAI1774 EVM User guides

Texas Instruments DEM-DAI1774 EVM User guides
DEM-DAI1774 EVM
User's Guide
February 2008
AIP Consumer Audio—TI Japan
SBAU131
2
SBAU131 – February 2008
Submit Documentation Feedback
Contents
Preface ............................................................................................................................... 7
1
1.1
1.2
1.3
2
3
Electrostatic Discharge Warning ................................................................................ 14
2.2
Unpacking the EVM ............................................................................................... 14
2.3
Default Configuration
14
........................................................................................................... 17
Basic Operating Set-Up .......................................................................................... 18
Software Control and Operation ................................................................................. 18
3.2.1 User Interface Panel ..................................................................................... 18
3.2.2 Power On/Off Sequence ................................................................................ 19
3.2.3 Module Function Control ................................................................................ 19
3.2.4 LC89052T (DIR: Digital Audio I/F Receiver) Control Window ...................................... 30
.......................................................................................... 35
Overview............................................................................................................ 36
Motherboard ....................................................................................................... 36
Daughter Card #1 (PCM1774) ................................................................................... 38
Daughter Card #2 (DIR: LC89052T and DIT: DIT4096) ..................................................... 41
Switches and Connectors
4.2
4.3
4.4
Evaluation and Measurements
................................................................................... 43
5.1
Slave Mode With Audio Precision SYS-2722 (Default Setting) ............................................. 44
5.2
Master Mode with Audio Precision SYS-2722 ................................................................. 46
5.3
Combined Master and Slave Modes With PSIA-2722 ........................................................ 48
5.4
Measurements for Dynamic Characteristics ................................................................... 50
5.5
A
.............................................................................................
Set-Up Guide
4.1
6
......................................................................................................... 13
2.1
3.2
5
Introduction—PCM1774
Getting Started
3.1
4
................................................................................................................ 9
......................................................................................... 10
1.1.1 Key Features .............................................................................................. 10
Pin Assignments and Terminal Functions...................................................................... 11
DEM-DAI1774 EVM Description ................................................................................ 12
Description
..................................................................
5.4.1
Digital-to-Analog (D/A) Performance
5.4.2
Amplitude Versus Frequency Performance ........................................................... 52
51
Connection Diagram for Practical Applications ................................................................ 53
Schematic, PCB Layout, and Bill of Materials
............................................................... 55
6.1
Schematics ......................................................................................................... 56
6.2
Printed Circuit Board Layout ..................................................................................... 58
6.3
Component List .................................................................................................... 63
Reference .csv Files, Interfacing to DSPs, and Package Information
A.1
............................... 65
Reference .csv Files .............................................................................................. 66
A.1.1 Related Signal Flow Diagrams ......................................................................... 67
A.2
Interfacing to DSPs
...............................................................................................
70
A.2.1 Register Control with DSP Interface ................................................................... 71
Important Notices ............................................................................................................... 72
SBAU131 – February 2008
Submit Documentation Feedback
Contents
3
List of Figures
1-1
1-2
2-1
2-2
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
3-9
3-10
3-11
3-12
3-13
3-14
3-15
3-16
3-17
3-18
3-19
3-20
3-21
4-1
4-2
4-3
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
6-1
6-2
6-3
6-4
6-5
6-6
6-7
A-1
A-2
A-3
A-4
A-5
A-6
4
PCM1774 Pin Assignments ...............................................................................................
DEM-DAI1774 EVM System Diagram ...................................................................................
EVM Configuration .........................................................................................................
EVM and External Equipment Connections ............................................................................
User Interface Window ....................................................................................................
Communication Error Message ..........................................................................................
Power On/Off Sequence Function Buttons .............................................................................
Internal Module Power Up/Down Function Menu Tab.................................................................
Example Ramp-Up Waveform ............................................................................................
Example Ramp-Down Waveform ........................................................................................
Playback Function Menu Tab .............................................................................................
EVM Modules Corresponding to Playback Function ..................................................................
Signal Processing 1 Function Menu Tab ................................................................................
Three-Band Tone Control (Bass, Mid, Treble) .........................................................................
Notch Filter Characteristic Model ........................................................................................
Example of Measured Notch Filter Characteristic .....................................................................
Signal Processing 2 Function Menu Tab ................................................................................
Analog Path Function Menu Tab .........................................................................................
Modules Corresponding to Analog Path Function .....................................................................
Audio Interface Function Menu Tab .....................................................................................
Status Detect Function Menu Tab .......................................................................................
LC89052 Interface Format Selection Options ..........................................................................
Register Setting History Window .........................................................................................
Opening and Modifying a .csv File .......................................................................................
Register Direct Access Dialog ............................................................................................
EVM Configuration .........................................................................................................
Analog Input/Output Configuration (Daughter Card #1) ...............................................................
MS/ADR Control Configuration for I2C/SPI Communication (Daughter Card #1) ..................................
Slave Mode Configuration With SYS-2722 .............................................................................
Jumper Configuration for Slave Mode (Default) ........................................................................
Master Mode Configuration With SYS-2722 ............................................................................
Jumper Configuration for Master Mode .................................................................................
Combined Master and Slave Mode Configuration with SYS-2722 ..................................................
Jumper Configuration for Combined Master and Slave Modes ......................................................
DAC Amplitude vs Frequency Result: 0 dB Input ......................................................................
DAC Amplitude vs Frequency Result: –60 dB Input ...................................................................
DAC Amplitude vs Frequency Result: BPZ (Zero Data) Input .......................................................
DAC Amplitude vs Frequency Result: Wide Range to 130 kHz, BPZ (Zero Data) ................................
Basic Connection Diagram ................................................................................................
DEM-PCM1870RHF/1774RGP-A Part 1 (Daughter Card #1) ........................................................
DEM-PCM1870RHF/1774RGP-A Part 2 (Daughter Card #1) ........................................................
DEM-PCM1870RHF/1774RGP-A Board Layout—Silkscreen Side ..................................................
DEM-PCM1870RHF/1774RGP-A Board Layout—Component Side ................................................
DEM-PCM1870RHF/1774RGP-A Board Layout—Inner Layer 2 ....................................................
DEM-PCM1870RHF/1774RGP-A Board Layout—Inner Layer 3 ....................................................
DEM-PCM1870RHF/1774RGP-A Board Layout—Solder Side ......................................................
Line Output or Headphone Output .......................................................................................
Headphone Output with Sound Effects ..................................................................................
Headphone Output with Line Input (AIN1L/AIN1R) ....................................................................
Headphone Output with Mono Mic Input (AIN1L, +20 dB)............................................................
Line Input (AIN1L/AIN1R) to Headphone Output ......................................................................
Mono Line Input (AIN1L) to Headphone Output .......................................................................
List of Figures
11
12
14
15
18
19
19
20
21
21
22
22
23
24
25
26
26
27
28
29
30
30
31
32
33
36
39
40
44
45
46
47
48
49
52
52
52
52
53
56
57
58
59
60
61
62
67
67
68
68
69
69
SBAU131 – February 2008
Submit Documentation Feedback
A-7
A-8
Slave Mode Operation ..................................................................................................... 70
Master Mode Operation ................................................................................................... 70
SBAU131 – February 2008
Submit Documentation Feedback
List of Figures
5
List of Tables
1-1
3-1
3-2
3-3
4-1
4-2
4-3
4-4
4-5
4-6
4-7
5-1
5-2
5-3
6-1
A-1
A-2
6
PCM1774 Terminal Functions ............................................................................................
Register Mapping for Power Up/Down Module .........................................................................
PCM1774 Resistor 125(7dh) RES[4:0]: Resistor Value Control .....................................................
PCM1774 Resistor 125(7dh) PMT[1:0]:Power Up/Down Time Control and Register Direct Access............
Main Power Supply and Regulator .......................................................................................
Power-Supply Terminals for PCM1774 Power-Supply Pins .........................................................
Audio I/O ....................................................................................................................
I/F Controller (MSP430, TUSB3410) ....................................................................................
Analog Input and Output—Daughter Card #1 ..........................................................................
Analog Input and Output—Daughter Card #2 ..........................................................................
Audio Clock and Input Data Control Format—Daughter Card #2....................................................
Line Output Parameters ...................................................................................................
16-Ω Headphone Output Inserted to Headphone Jack J3 Parameters .............................................
Recommended External Parts for Basic Connection Diagram .......................................................
Bill of Materials .............................................................................................................
.CSV Files ...................................................................................................................
Recommended Power-On Sequence for PCM1774 ...................................................................
List of Tables
11
20
21
21
36
36
37
37
38
41
41
51
51
53
63
66
71
SBAU131 – February 2008
Submit Documentation Feedback
Preface
SBAU131 – February 2008
Read This First
About This Manual
This document provides the information needed to set up and operate the DEM-DAI1774 EVM evaluation
module, a test platform for the 16-bit, low-power PCM1774 stereo digital-to-analog converter (DAC). For a
more detailed description of the PCM1774 product line, please refer to the product data sheet available
from the Texas Instruments web site at http://www.ti.com. Support documents are listed in the section of
this guide entitled Related Documentation from Texas Instruments.
How to Use This Manual
Throughout this document, the abbreviation EVM and the term evaluation module are synonymous with
the DEM-DAI1774 EVM.
Chapter 1 gives an overview of the PCM1774 DAC and the DEM-DAI1774 EVM. The EVM block diagram
and primary features are also discussed.
Chapter 2 provides general information regarding EVM handling and unpacking, absolute operating
conditions, and the default switch and jumper configuration. This chapter also discusses the EVM
controller software
Chapter 3 is the hardware setup guide for the EVM, providing all of the necessary information needed to
configure the EVM switches and jumpers for product evaluation.
Chapter 4 reviews the DEM-DAI1774 EVM switch and jumper configuration.
Chapter 5 discusses how to set up jumpers on the DEM-DAI1774 EVM motherboard for performance
evaluation using an audio analyzer. It also presents the process for measuring dynamic characteristics
and provides example characteristic data.
Chapter 6 includes the EVM electrical schematics, printed circuit board (PCB) layout, and the bill of
materials.
Information About Cautions and Warnings
This document contains caution statements.
CAUTION
This is an example of a caution statement. A caution statement describes a
situation that could potentially damage your software or equipment.
The information in a caution or a warning is provided for your protection. Please read each caution and
warning carefully.
SYS-2722, PSIA-2722 are registered trademarks of Audio Precision, Inc.
SPI is a trademark of Motorola, Inc.
I2S is a trademark of NXP Semiconductors.
I2C is a trademark of Philips Electronics.
TOSLINK is a trademark of Toshiba Corporation.
All other trademarks are the property of their respective owners.
SBAU131 – February 2008
Submit Documentation Feedback
Read This First
7
www.ti.com
Related Documentation From Texas Instruments
Related Documentation From Texas Instruments
The following documents provide information regarding Texas Instruments integrated circuits used in the
assembly of the DEM-DAI1774 EVM. These documents are available from the TI web site. The last
character of the literature number corresponds to the document revision that is current at the time of the
writing of this User’s Guide. Newer revisions may be available from the TI web site at http://www.ti.com/ or
call the Texas Instruments Literature Response Center at (800) 477–8924 or the Product Information
Center at (972) 644–5580. When ordering, identify the document(s) by both title and literature number.
Data Sheet
Literature Number
PCM1870 Product data sheet
SLAS544
PCM1774 Product data sheet
SLAS551
DIT4096 Product data sheet
SBOS225B
If You Need Assistance
If you have questions regarding either the use of this evaluation module or the information contained in the
accompanying documentation, please contact the Texas Instruments Product Information Center at (972)
644–5580 or visit the TI web site at www.ti.com.
FCC Warning
This equipment is intended for use in a laboratory test environment only. It generates, uses, and can
radiate radio frequency energy and has not been tested for compliance with the limits of computing
devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable
protection against radio frequency interference. Operation of this equipment in other environments may
cause interference with radio communications, in which case the user at his own expense is required to
take whatever measures may be required to correct this interference.
Trademarks
All trademarks are the property of their respective owners.
8
Read This First
SBAU131 – February 2008
Submit Documentation Feedback
Chapter 1
SBAU131 – February 2008
Description
The DEM-DAI1774 EVM is a complete evaluation platform for the 16-bit, low-power PCM1774 DAC with
headphone output. All necessary connectors and circuitry are provided for interfacing to audio test
systems and commercial audio equipment.
Topic
1.1
1.2
1.3
..................................................................................................
Page
Introduction—PCM1774 ............................................................ 10
Pin Assignments and Terminal Functions .................................... 11
DEM-DAI1774 EVM Description ................................................... 12
SBAU131 – February 2008
Submit Documentation Feedback
Description
9
www.ti.com
Introduction—PCM1774
1.1
Introduction—PCM1774
The PCM1774 is a low-power stereo DAC designed for portable digital audio applications. This DAC
integrates a headphone amplifier, line amplifier, boost amplifier, programmable gain control, analog
mixing, and sound effects.
It is available in a 4 mm × 4 mm QFN package to reduce the overall device footprint. The PCM1774
accepts Right-Justified, Left-Justified, I2S™, and digital signal processing (DSP) formats, providing an
easy interface to audio DSPs and decoder chips. Sampling rates up to 50 kHz are supported. The
user-programmable functions are accessible through a two- or three-wire serial control port.
1.1.1 Key Features
Major features of the PCM1774 include:
• Analog Front End:
– Stereo single-ended input
– Microphone amplifier (+12 dB, +20 dB)
• Analog Back End:
– Stereo/Mono line output with volume
– Stereo/Mono headphone amplifier with volume
• Analog Performance:
– Dynamic range: 93 dB (DAC)
– 40-mW + 40-mW headphone output at RL = 16 Ω
• Power-Supply Voltage
– 1.71 V to 3.6 V for digital I/O section
– 1.71 V to 3.6 V for digital core section
– 2.4 V to 3.6 V for analog section
– 2.4 V to 3.6 V for power amplifier section
• Low Power Dissipation:
– 7 mW in playback, 1.8 V/2.4 V, 48 kHz
– 3.3 µW in power down
• Sampling Frequency: 5 kHz to 50 kHz
• Operation from a Single Clock Input without PLL
• System Clock:
– Common-audio clock (256 fS/384 fS), 12 MHz/24 MHz, 13 MHz/26 MHz, 13.5 MHz/27 MHz,
19.2 MHz/38.4 MHz, 19.68 MHz/39.36 MHz
• Two- (I2C™) or Three- (SPI™) Wire Serial Control
• Programmable Function by Register Control:
– Digital attenuation of DAC: 0 dB to –62 dB
– Power up/down control for each module
– +6-dB to –70-dB gain for analog outputs
– 0-dB/12-dB/20-dB boost for microphone input
– 0-dB to –21-dB gain for analog mixing
– Three-band tone control and 3D sound
– Analog mixing control
10
Description
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Pin Assignments and Terminal Functions
•
•
•
•
•
1.2
Pop-Noise Reduction Circuit
Short Protection Circuit
Package: 4-mm × 4-mm QFN Package
Register compatible with PCM3793A/94A and PCM1870
Operating Temperature Range: –40°C to +85°C
Pin Assignments and Terminal Functions
Figure 1-1 shows the pin assignments for the PCM1774. Table 1-1 lists the terminal functions.
HPOR/LOR
PGND
LRCK
15
16
VPA
VCOM
HPOL/LOL
PCM1774RGP PACKAGE
(TOP VIEW)
14
13
12
11
10
DGND
AIN1R
19
7
VDD
AIN1L
20
1
6
VIO
2
3
4
5
DIN
8
MC/SCL
18
MS/ADR
SCKI
VCC
MD/SDA
AGND
9
MODE
BCK
17
Figure 1-1. PCM1774 Pin Assignments
Table 1-1. PCM1774 Terminal Functions
QFN-20
Terminal
I/O
MODE
1
I
Two-wire or three-wire interface selection (LOW: SPI, HIGH: I2C)
MS/ADR
2
I
Mode control select for three-wire/two-wire interface
MD/SDA
3
I/O
Mode control data for three-wire/two-wire interface
MC/SCL
4
I
Mode control clock for three-wire/two-wire interface
DIN
5
I
Serial audio data input
VIO
6
–
Power supply for digital I/O
VDD
7
–
Power supply for digital core
DGND
8
–
Ground for digital
Name
Description
SCKI
9
I
System clock
BCK
10
I/O
Serial bit clock
LRCK
11
I/O
Left and right channel clock
PGND
12
–
Ground for speaker power amplifier
VPA
13
–
Power supply for power amplifier
HPOR/LOR
14
O
Headphone/line out for L-channel
HPOL/LOL
15
O
Headphone/line out for R-channel
VCOM
16
–
Common voltage for analog
AGND
17
–
Ground for analog
VCC
18
–
Power supply for analog
AIN1R
19
I
Analog input 1 for R-channel
AIN1L
20
I
Analog input 1 for L-channel
SBAU131 – February 2008
Submit Documentation Feedback
Description
11
www.ti.com
DEM-DAI1774 EVM Description
1.3
DEM-DAI1774 EVM Description
The DEM-DAI1774 evaluation module permits user control of the entire PCM1774 system. The EVM
allows users to play back stereo headphone audio output with or without digital input in a variety of system
configurations, using either an optical cable or RCA jacks, as shown in Figure 1-2.
Figure 1-2. DEM-DAI1774 EVM System Diagram
12
Description
SBAU131 – February 2008
Submit Documentation Feedback
Chapter 2
SBAU131 – February 2008
Getting Started
This chapter provides information regarding handling and unpacking the DEM-DAI1774 EVM, as well as
the EVM absolute operating conditions and a description of the factory default switch and jumper
configurations.
Topic
2.1
2.2
2.3
..................................................................................................
Page
Electrostatic Discharge Warning ................................................. 14
Unpacking the EVM ................................................................... 14
Default Configuration ................................................................ 14
SBAU131 – February 2008
Submit Documentation Feedback
Getting Started
13
www.ti.com
Electrostatic Discharge Warning
2.1
Electrostatic Discharge Warning
Many of the components on the DEM-DAI1774 EVM are susceptible to damage by electrostatic discharge
(ESD). Customers are advised to observe proper ESD handling precautions when unpacking and handling
the EVM, including the use of a grounded wrist strap at an approved ESD workstation.
CAUTION
Failure to observe ESD handling procedures may result in damage to EVM
components.
2.2
Unpacking the EVM
Upon opening the DEM-DAI1774 EVM package, please check to make sure that the following items are
included:
• One DEM-DAI/LPC-USB (Motherboard)
• One DEM-PCM1870RHF/1774RGP-A (Daughter Card #1)
• One DEM-TRCV/LPC (Daughter Card #2)
If any of these items are missing, please contact the Texas Instruments Product Information Center
nearest you to inquire about a replacement.
2.3
Default Configuration
Figure 2-1 and Figure 2-2 illustrate the default EVM configuration and the default external equipment
connection configuration, respectively.
CN102
CN202
CN101
CN306
SW201 CN201
CN103
CN104
CN317
CN108
CN106
CN307
CN105
CN107
SW005
CN301
JP28
JP26
JP25
JP27
JP24
CN308
SW301
SW003
JP12
JP15
J2
J1
Daughter Card #2
Motherboard
JP23
CN320
JP19
JP21
JP22
SW002
CN113
JP16
JP17
SW001
CN302
CN112
JP10
U302
CN110
CN111
JP11
CN305
J3
SW004
U301
CN109
JP20
CN114
CN115
JP18
CN116
CN117
Daughter Card #1
Figure 2-1. EVM Configuration
14
Getting Started
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Default Configuration
Figure 2-2. EVM and External Equipment Connections
The factory default configuration for the DEM-DAI1774 EVM is listed below.
Motherboard:
• CN101, CN102: Connect dc power supply positive lead (+) to CN101 and negative lead (–) to CN102
• SW301: Set Opt or Coax output for the proper cable connection
Daughter Card #1 (DEM-PCM1774RHF/1774RGP-A):
• JP1-9, JP13, JP14, and JP29: these jumper pins are not used
• For other jumper settings, please refer to the chapter, Switches and Connectors.
Daughter Card #2 (DEM-TRVC/LPC):
• SW001: Set Opt or Coax for S/PDIF input to DIR:LC89052T
• SW002: Set to silkscreen SW002 RESET side (releasing reset)
• SW003: Set X’tal to use onboard crystal oscillator
There is no need to change the setting of the shorting plugs for basic operation. Jumper settings strongly
depend on the audio interface.
SBAU131 – February 2008
Submit Documentation Feedback
Getting Started
15
16
Getting Started
SBAU131 – February 2008
Submit Documentation Feedback
Chapter 3
SBAU131 – February 2008
Set-Up Guide
This chapter discusses how to set up the DEM-DAI1774 EVM and describes the EVM software.
Topic
3.1
3.2
..................................................................................................
Page
Basic Operating Set-Up ............................................................. 18
Software Control and Operation.................................................. 18
SBAU131 – February 2008
Submit Documentation Feedback
Set-Up Guide
17
www.ti.com
Basic Operating Set-Up
3.1
Basic Operating Set-Up
Follow these steps to set up the DEM-DAI1774 EVM for operation.
Step 1. When using the kit for the first time, install the TUSB3410 VCP (Virtual COM Port) driver to
the host PC. To install the driver, refer to the Virtual COM Port Driver Installation
Instructions.pdf located in the DEM-DAI1774 folder of the software CD or available for
download through the TI web site.
Step 2. Connect the audio signal sources and/or receiver, using one of these connections:
• S/PDIF cable (optical or coaxial)
• Analog input/output (RCA)
Step 3. Connect microphone, headphone, audio amplifier, or measurement equipment, if necessary.
Step 4. Confirm that jumpers CN103–CN107 are shorted.
Step 5. Connect the USB cable between the host PC and the motherboard (CN201).
Step 6. Apply +6 V to +10 V to the motherboard (CN101, CN102 for power supply).
Step 7. Execute EVM1774A.exe.
When the installation is complete, the EVM software is ready to use.
3.2
Software Control and Operation
This section of the user's guide reviews the operation and configuration of the EVM controller software.
3.2.1 User Interface Panel
After finishing the installation process (as explained in Section 3.1), the user interface panel shown in
Figure 3-1 appears.
Figure 3-1. User Interface Window
18
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Software Control and Operation
Check to see that a Ready notation appears in the lower left-hand corner after successful I2C
communication is established. Otherwise, you will see an error box showing a communication error (as
shown in Figure 3-2).
Figure 3-2. Communication Error Message
If you receive this error message, confirm the set-up procedures and restart the software. Shut it down
and then execute EVM1774.exe a second time.
There are four primary sections of the user interface panel (see Figure 3-1):
• Module controller, for functions such as record, signal processing, audio format, and so forth;
• Power on/off sequence controller
• Register setting history controller
• Register direct access controller
3.2.2 Power On/Off Sequence
By default, each module is set without any of the checkboxes toggled in the Power Up/Down menu. All
modules are set to a power-down condition.
Click All Power On (the red box, as shown in Figure 3-3) to easily start EVM operation, instead of
powering up the module manually.
Figure 3-3. Power On/Off Sequence Function Buttons
Note:
If pressing the Power On/Off sequence button has no effect, check to see that the two files
power_on.csv and power_off.csv are located in the same folder on the PC as the EVM
software (EVM1774A.exe).
3.2.3 Module Function Control
The PCM1774 EVM controller software contains seven tabs:
• Power Up/Down: to power up and power down each module
• Playback: executes headphone gain control and digital attenuation
• Signal Processing 1: adjusts the tone control and notch filter coefficient
• Signal Processing 2: adjusts DAC oversampling and de-emphasis
• Analog Path: controls analog mixer
• Audio Interface: selects the audio interface for the DAC
• Status Detect: controls headphone short detection
SBAU131 – February 2008
Submit Documentation Feedback
Set-Up Guide
19
www.ti.com
Software Control and Operation
3.2.3.1
Power Up/Down
This menu (shown in Figure 3-4) allows users to manually power up or power down each module. Click
the appropriate checkboxes to power up or power down a specific module. Table 3-1 shows the register
mapping for each module setting.
Abbreviations such as ADL/ADR, D2S, and PG1, PG2 stand for corresponding modules that are described
in the block diagram of the PCM1774 (see Figure 3-8).
Figure 3-4. Internal Module Power Up/Down Function Menu Tab
Table 3-1. Register Mapping for Power Up/Down Module
Check Box
Internal Module
Register
Analog Bias
Analog bias
Reg#73 bit7 [PBIS]
VCOM
Analog common voltage
Reg#74 bit0 [PCOM]
HP/Line out L-ch (HPL)
Headphone/Line out amp L-channel
Reg#73 bit2 [PHPL]
HP/Line out R-ch (HPR)
Headphone/Line out amp R-channel
Reg#73 bit3 [PHPR]
DAC L-ch (DAL)
DAC and interpolation filter L-ch
Reg#73 bit5 [PDAL]
DAC R-ch (DAR)
DAC and interpolation filter R-ch
Reg#73 bit6 [PDAR]
Gain AMP L-ch (PG1, PG5)
Gain amp L-channel (PG1 and PG5)
Reg#82 bit4 [PAIL]
Gain AMP R-ch (PG2, PG6)
Gain amp R-channel (PG2 and PG6)
Reg#82 bit5 [PAIR]
Power UP/DOWN Time (ms) Options
It is possible to select the VCOM ramp up/down time (from GND level to common-level voltage or from
common-level voltage to GND level), in milliseconds. It is also possible to choose a VCOM capacitor
value and time by clicking the appropriate check boxes. A 4.7 µF VCOM capacitor value is the default
setting (this value is also mounted on the EVM fixture).
A 4.7 µF VCOM capacitor is the recommended value. In this configuration, users do not need to change
the recommended power-on sequence discussed in the PCM1774 datasheet on pages 15 and 16.
However, values other than a 4.7 µF VCOM capacitor that are application-specific can be used. Select
the appropriate value from the VCOM capacitor drop-down menu if the default capacitor value on the
EVM (4.7 µF) is changed to 1.0 µF, 2.2 µF, or 10 µF.
The combination of PTM[1:0] and RES[4:0] determines the VCOM ramp up/down time as described in
Table 3-2 and Table 3-3.
20
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Software Control and Operation
Table 3-2. PCM1774 Resistor 125(7dh) RES[4:0]:
Resistor Value Control
RES [4:0]
VCOM Resistor Value
10000
60 kΩ
11000
24 kΩ
11100
12 kΩ
11110
6 kΩ
Others
Reserved
Table 3-3. PCM1774 Resistor 125(7dh) PMT[1:0]:Power Up/Down Time Control and Register Direct
Access
VCOM Capacitor (µF)
RES [4:0]
PTM [1:0]
Power Up Time (ms) Power Down Time (ms)
Resistor Direct
Access
10
11110
00
450
750
0x7D1E
11100
11
900
1500
0x7D7C
11000
Do not set
-
-
-
10000
Do not set
-
-
-
11110
01
250
400
0x7D3E
11100
00
450
750
0x7D1C (default)
11000
11
900
1500
0x7D78
10000
Do not set
-
-
-
11110
10
100
300
0x7D5E
11100
01
250
400
0x7D3C
11000
00
450
750
0x7D18
10000
11
900
1500
0x7D70
11110
Do not set
-
-
-
11100
10
100
300
0x7D5C
11000
01
250
400
0x7D38
10000
00
450
750
0x7D10
4.7
2.2
1.0
As a reference, Figure 3-5 and Figure 3-6 show example ramp-up and ramp-down waveforms,
resepctively, measured with the default setting.
Figure 3-5. Example Ramp-Up Waveform
SBAU131 – February 2008
Submit Documentation Feedback
Figure 3-6. Example Ramp-Down Waveform
Set-Up Guide
21
www.ti.com
Software Control and Operation
3.2.3.2
Playback
Figure 3-7 shows the Playback function tab options.
Figure 3-7. Playback Function Menu Tab
Figure 3-8 shows the EVM modules that correspond to the playback function.
Module of Possible Power Up/Down
Power On
Reset
Power
Up/Down
Manager
PG1
SCKI
BCK LRCK DIN
Clock
Manager
Audio Interface
PG5
2
Serial Interface (SPI/I C)
0 dB to
-21 dB
DAL
Digital
Filter
SW1
SW3
DS
DAC
Analog Input R-Channel
VCOM
V
COM
3
SW4
LOUT
+
MONO +
SW6
SW5
HPL
MXL
SW2
DS
DAC
PG6
AIN1R
VCOM
4
Analog Input L-Channel
DAR
0 dB to
+20 dB
MS/
ADR MODE
ATP
(0 dB to -62 dB, Mute)
Digital
Filter
PG2
MC/
SCL
DGC
(0 dB/+6 dB/+12 dB/+18 dB)
AIN1L
0 dB to
+20 dB
MD/
SDA
+
ROUT
+6 dB to
-70 dB
1
HPOL/
LOL
2
HPR
MXR
+6 dB to
-70 dB
HPOR/
LOR
0 dB to
-21 dB
COM
VIO
VDD DGND VHP HGND VCC AGND
Figure 3-8. EVM Modules Corresponding to Playback Function
22
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Software Control and Operation
Headphone Gain Control Options
Move the L-channel (HPL) and R-channel (HPR) to adjust the gain of the analog output from the
headphone amplifier.
Use the Output configuration drop-down menu to select from either stereo or mono output.
• The L-ch slider controls the headphone/line amp gain
• The R-ch slider controls the headphone/line amp gain
• Select the Output configuration from stereo/mono (single-ended)/mono (differential) for the desired
channel
• The HP com drop-down list determines the HPCOM/MONO pin function
Digital Attenuation (ATP) Options
Move the L-ch and R-ch sliders to adjust the gain of the incoming digital signals prior to conversion by
the DAC.
• The L-ch slider controls the DAC digital attenuator level
• The R-ch slider controls the DAC digital attenuator level
• Select the Output configuration from stereo or mono
• The Digital boost enables gain control of 0 dB, +6 dB, +12 dB, or +18 dB for the DAC digital input
3.2.3.3
Signal Processing 1
Figure 3-9 illustrates the Signal Processing 1 function menu tab.
Figure 3-9. Signal Processing 1 Function Menu Tab
Output Options
Select the Source drop-down menu to choose between a stereo or mono output configuration.
SBAU131 – February 2008
Submit Documentation Feedback
Set-Up Guide
23
www.ti.com
Software Control and Operation
Tone Control Options
Move the Bass, Mid, and Treble sliders to adjust the tone control gain. The tones are controlled by the
respective tone sliders. A three-band tone control characteristic plot is shown in Figure 3-10.
15
Amplitude (dB)
10
5
0
-5
-10
-15
10
100
1k
10 k
100 k
Frequency (Hz)
Figure 3-10. Three-Band Tone Control (Bass, Mid, Treble)
3D Effect Options
By implementing a 3D effect in this option box, the PCM1774 provides 3D sound to the headphone
and speaker outputs with low power consumption during DAC operation. Check the 3D effect, then
select an Effect type and an Efficiency drop-down menu to obtain the desired 3D enhancement.
Effect type means the selection of a band-pass filter (BPF); the BPF filters the sound, and enables a
high percentage of heavy 3D enhancements to be applied to the signal.
Effect type and efficiency are controlled through the use of checkboxes.
Notch Filter 1 Coefficient, Notch Filter 2 Coefficient Options
In some applications, incoming noise such as motor control noise, CCD noise and other mechanical noise
may not be negligible. The PCM1774 provides a very useful function to reduce such interference with the
notch filter function.
When the checkbox of Notch Filter 1 Coefficient or Notch Filter 2 Coefficient is checked, coefficient a1 and
a2 of the notch filter can be programmed at each edit box. (Note that not all users need to calculate these
coefficients for a given application.)
Load the values of fc, fb and fS into the Filter Calculator group box.
Click Apply to Filter 1 or Apply to Filter 2. The calculated coefficient will then appear in the a1 and a2 edit
box.
Finally, click the Update button for each Notch filter coefficient. To complete the notch filter operation, the
Update button must be clicked.
Note that Update step is required each time new or different parameters are loaded to the dialog box.
Follow these steps to update the notch filter coefficient:
Step 1. Click the checkbox of Notch Filter 1 Coefficient or Notch Filter 2 Coefficient.
Step 2. Input the parameter values fc, fb and fS.
Step 3. Click Apply to Filter 1 or Apply to Filter 2.
Step 4. Update for each notch filter coefficient.
24
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Software Control and Operation
Each coefficient is calculated using the following equations.
a1 = –(1 + a2)cos(ωo)
a2 = [1 – tan(ωb/2)] / [1 + tan(ωb/2)]
where:
•
•
•
•
•
fS = sampling frequency
fc = center frequency
fb = bandwidth
ωo = 2πfc/fS represents the angular center frequency
ωb = 2πfb/fS is the parameter to adjust bandwidth
Here are several example coefficient calculations using Equation 3-1 and Equation 3-2. These
measurements are also shown in Figure 3-12.
Given: fS = 16 kHz, fc = 0.5 kHz, fb = 0.2 kHz
a2 = 0.924390492 (converted decimal to hex: 3B29h)
a1 = –1.887413868 (converted decimal to hex: 8735h)
a2: F[215:208] = 3Bh, F[207:200] = 29h
a1: F[115:108] = 87h, F[107:100] = 35h
Figure 3-11 illustrates the notch filter characteristic. All users can select any frequencies that can be
used by the application system based on the notch filter coefficient theory discussed here.
fc: Center Frequency
0 dB
Amplitude (dB)
-3 dB
fb: Bandwidth Frequency
Frequency (Hz)
Figure 3-11. Notch Filter Characteristic Model
In some applications, incoming noise such as motor control noise, CCD noise, and other mechanical noise
may not be negligible. The PCM1774 provides a very useful function to reduce these types of noise with
the notch filter function.
Users can select any interference frequency that is generated by the end application system based on the
theory of the notch filter coefficient discussed previously.
SBAU131 – February 2008
Submit Documentation Feedback
Set-Up Guide
25
www.ti.com
Software Control and Operation
Figure 3-12. Example of Measured Notch Filter Characteristic
3.2.3.4
Signal Processing 2
The Signal Processing 2 Function menu tab is shown in Figure 3-13.
Figure 3-13. Signal Processing 2 Function Menu Tab
DAC Oversampling Control Options
Select the DAC Oversampling control to determine the DAC oversampling ratio.
The oversampling ratio can be set at a sampling frequency of 128fS, 192fS, 256fS, or 384fS. The
oversampling rate of 192fS, 256fS, or 384fS will be selected when sampling frequency of the input data
is lower than 24 kHz. These oversampling ratios will move the out-of-band noise caused by the
delta-sigma modulator to a higher frequency domain.
Zero Cross Control Options
Choose the Zero Cross Control menu to turn on the zero crossing function.
When zero crossing control is enabled, the digital attenuation and analog volume level change at the
zero crossing point to avoid the audible zipper noise.
De-Emphasis Filter Options
Select the De-emphasis filter drop-down menu to enable the de-emphasis filter.
De-emphasis can be disabled or enabled for a given sampling frequency.
26
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Software Control and Operation
3.2.3.5
Analog Path
Figure 3-14 shows the Analog Path Function menu.
Figure 3-14. Analog Path Function Menu Tab
SBAU131 – February 2008
Submit Documentation Feedback
Set-Up Guide
27
www.ti.com
Software Control and Operation
Figure 3-15 illustrates the modules that correspond to the analog path function.
Module of Possible Power Up/Down
Power On
Reset
8
Power
Up/Down
Manager
5
PG1
SCKI
BCK LRCK DIN
Clock
Manager
Audio Interface
MC/
SCL
PG5
2
Serial Interface (SPI/I C)
ATP
(0 dB to -62 dB, Mute)
0 dB to
-21 dB
10
DAL
SW3
DAR
Digital
Filter
SW1
DS
DAC
6
PG6
Analog Input R-Channel
AIN1R
0 dB to
+20 dB
VCOM
VCOM
V
COM
SW4
LOUT
+
MONO +
SW6
SW5
HPL
MXL
SW2
DS
DAC
11
9
7
Analog Input L-Channel
Digital
Filter
PG2
MS/
ADR MODE
DGC
(0 dB/+6 dB/+12 dB/+18 dB)
AIN1L
0 dB to
+20 dB
MD/
SDA
+
+6 dB to
-70 dB
HPOL/
LOL
HPR
ROUT
MXR
+6 dB to
-70 dB
HPOR/
LOR
0 dB to
-21 dB
COM
VIO
VDD DGND VHP HGND VCC AGND
Figure 3-15. Modules Corresponding to Analog Path Function
Analog Mixer Options
Select the Analog Mixer drop-down menu to combine the DAC output and the incoming stereo or mono
analog signal input through PG1/PG5 or PG2/PG6.
• The analog input, DAC output, and the other channel of the analog input can be combined as the
analog mixer source.
PG1/PG5 Gain and PG2/PG6 Gain Options
Adjust the left channel gain for PG1/PG5 from the drop-down menu. Adjust the right channel gain for
PG2/PG6 from the drop-down menu.
28
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Software Control and Operation
3.2.3.6
Audio Interface
Figure 3-16 shows the Audio Interface Function menu.
Figure 3-16. Audio Interface Function Menu Tab
Audio Interface Setting 1 Options
Use this section of the menu to set the audio data format for the DAC output. Set the operating mode
as Master or Slave.
Audio Interface Setting 2 Options
Use this section of the menu when working in Master mode.
• MSR: sets system clock rate
• NPR: sets system clock divider rate
• BCK: chooses between normal and burst BCK output
Burst operation of BCK in master mode will contribute to greater overall reduction in power
consumption. See the PCM1774 data sheet for the possible combinations of these register settings.
SBAU131 – February 2008
Submit Documentation Feedback
Set-Up Guide
29
www.ti.com
Software Control and Operation
3.2.3.7
Status Detect
Figure 3-17 shows the Status Detect Function menu.
Figure 3-17. Status Detect Function Menu Tab
HP Short Detection Options
These checkboxs enable or disable the headphone L-channel and R-channel short detection,
respectively.
When short detection recovery is set to Release, the status bit automatically resets to '0'.
The Status Read button enables the user to read back the current status of the headphone short
detection via the I2C interface.
3.2.4 LC89052T (DIR: Digital Audio I/F Receiver) Control Window
Figure 3-18 illustrates the LC89052 Interface format choices.
Figure 3-18. LC89052 Interface Format Selection Options
3.2.4.1
Audio Clock/Data Control Options
There are several options available for the audio clock and data control features in the DEM-DAI1774
EVM software.
For the system audio clock control, users can select any of these options:
• PLL SCK: Selects the system clock rate for the PCM1774
• XIN SCK or E-SCK: Selects the crystal oscillator frequency on Daughter Card #2
• CKOUT Div: Selects the dividing rate for CKOUT
The serial audio data format is controlled by the other part of the drop-down menu; see Figure 3-18.
Select the data format for the DAC interface of the PCM1774 (it should match with the DAC setting on the
Audio Interface tab).
30
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Software Control and Operation
3.2.4.2
Register Setting History
When any checkboxes are selected on any tab of the software GUI (including power up/down operation,
corresponding resistor address, and so forth), the register value is automatically written into the register
setting history panel. These parameters can then be saved, allowing users to identify a particular
sequence setting that was sent to the device under test.
Any operating sequence settings can be saved as a comma-separated value (*.csv) file, with an
identifiable name. This archive feature is useful when the same sequence settings are required for
continued testing. The list of available *.csv files refreshes and displays when the Clear button is clicked.
Figure 3-19 shows the Register Setting History display window.
Figure 3-19. Register Setting History Window
SBAU131 – February 2008
Submit Documentation Feedback
Set-Up Guide
31
www.ti.com
Software Control and Operation
3.2.4.2.1 Modifying a .csv File
The .csv file stores a sequence of register settings for the PCM1774. To load a given register setting, it
should be written in hex code, as shown in Figure 3-20; use the left row for resistor addresses and the
right row for resistor values.
Figure 3-20. Opening and Modifying a .csv File
A sleep line can be inserted for implementing an interval (or wait) time until executing the next line of the
file. If the cell is blank, no wait time will be executed. Files can be imported and exported using the Open
script and Save register snapshot options.
32
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Software Control and Operation
3.2.4.3
Register Direct Access
Figure 3-21 illustrates the register direct access dialog.
Read function:
The Read function is only available in I2C mode. The register value can be read in I2C mode. To read
the value, enter the Address number (in hex code format) in the left box and click the Read button.
Data corresponding to the address appears.
Write function:
This window also enables the user to write the register value directly. Enter the Address number and
data (both in hex code format) in the respective fields and click the Write button.
Figure 3-21. Register Direct Access Dialog
SBAU131 – February 2008
Submit Documentation Feedback
Set-Up Guide
33
34
Set-Up Guide
SBAU131 – February 2008
Submit Documentation Feedback
Chapter 4
SBAU131 – February 2008
Switches and Connectors
This chapter reviews the DEM-DAI1774 EVM switch and jumper configurations.
Topic
4.1
4.2
4.3
4.4
..................................................................................................
Overview ..................................................................................
Motherboard .............................................................................
Daughter Card #1 (PCM1774) ......................................................
Daughter Card #2 (DIR: LC89052T and DIT: DIT4096) ....................
SBAU131 – February 2008
Submit Documentation Feedback
Page
36
36
38
41
Switches and Connectors
35
www.ti.com
Overview
4.1
Overview
Figure 4-1 shows the location of the switches and connectors on the EVM board.
CN102
CN202
CN101
CN306
SW201 CN201
CN103
CN104
CN317
CN108
CN106
CN307
CN105
CN107
SW005
CN301
JP28
JP26
JP25
JP27
JP24
CN308
SW301
SW003
CN113
JP16
JP17
JP12
JP15
J2
J1
Daughter Card #2
Motherboard
JP23
CN320
SW002
JP19
JP21
JP22
SW001
CN302
CN112
JP10
U302
CN110
CN111
JP11
CN305
J3
SW004
U301
CN109
JP20
CN114
CN115
JP18
CN116
CN117
Daughter Card #1
Note: Silkscreen symbol CN320 is not printed on the motherboard, but it is located in the position described in
Figure 5-3.
Figure 4-1. EVM Configuration
4.2
Motherboard
Table 4-1 through Table 4-4 list the connector references for the DEM-DAI1774 EVM motherboard.
Table 4-1. Main Power Supply and Regulator
Connectors
Main Power Supply and Regulator
CN101
+6 V to 10 V Main Power Supply
CN102
GND
Table 4-2. Power-Supply Terminals for PCM1774
Power-Supply Pins
Connectors
36
Switches and Connectors
PCM1774 Power-Supply Pins
CN103
VHP
CN104
Not used. Do not care about short or open.
CN105
VCC
CN106
VDD
CN107
VIO
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Motherboard
Table 4-3. Audio I/O
Connectors
Audio I/O Pins
CN108
Analog audio input for PCM1870 AIN1L and AIN2L (Selected by
JP18:1-2 for AIN1L, 2-3 for AIN2L on Daughter Card #1)
CN109
Analog audio input for PCM1870 AIN1R and AIN2R (Selected by
JP21:1-2 for AIN1R, 2-3 for AIN2R on Daughter Card #1)
CN110
Analog audio output for PCM1774 HPOL/LOL
CN111
Analog audio output for PCM1774 HPOR/LOR
CN112
Analog audio output for PCM1870 AOL (Selected by JP17:1-2 for
PGINL, 2-3 for AOL on Daughter Card #1)
CN113
Analog audio output for PCM1870 AOR (Selected by JP16:1-2 for
PGINR, 2-3 for AOR on Daughter Card #1)
CN114
Analog audio input for PCM1870 PGINL
CN115
Analog audio input for PCM1870 PGINR
CN116
Not used
CN117
Not used
U301
TOSLINK™. S/PDIF Optical output
CN301
S/PDIF coaxial output
SW301
Toggle switch. Opt/Coax selector for S/PDIF output
U302
TOSLINK. S/PDIF Optical output
CN302
S/PDIF coaxial input
CN305
2x9 header pins to connect digital audio I/F for ADC/DAC. If using
external signal source, all shorting plugs should be removed.
CN306
BNC connector to provide external clock for LC89052T (DIR: S/PDIF
receiver) on Daughter Card or PCM1774 directly as E-SCK.
CN307
2x5 header pins. System clock and bit clock selection to provide
DIT4096 (DIT: S/PDIF transmitter).SCK and BCK should be provided
from LC89052T as initial setting.
CN308, CN309–CN316
2x9 header pins and SMA connectors (x8) for connecting digital
audio I/F with external devices or equipment. If using this feature, all
shorting plugs on CN305 should be removed.
CN317
3x10 header pins. Path of I2C/SPI-interface selection (via USB or
parallel port). Selected USB port for initial configuration. (Parallel
port is not available.)
CN320
2x3 header pins. Word (L/R) clock selection (Master or Slave mode).
Selected Slave mode as initial.
Table 4-4. I/F Controller (MSP430, TUSB3410)
Connectors
SBAU131 – February 2008
Submit Documentation Feedback
I/F Controller(MSP430, TUSB3410)
CN201
USB connector type-B
CN202
JTAG port
SW201
Push switch. RESET for MSP430/TUSB3410
Switches and Connectors
37
www.ti.com
Daughter Card #1 (PCM1774)
4.3
Daughter Card #1 (PCM1774)
Table 4-5 lists the connector references for the first DEM-DAI1774 EVM daughter card.
Table 4-5. Analog Input and Output—Daughter Card #1
Connectors
38
Analog Input and Output of Daughter Card #1
J1
Stereo microphone input
J2
Monaural microphone input
J3
Headphone output
JP1-9
Not used
JP10
System clock select. 1-2: External clock; 3-4: SPDIF
JP11
Short jumper for C21 Capacitor between AOR to PGINR
JP12
Short jumper for C20 Capacitor between AOL to PGINL
JP13, 14
Not used
JP15
1-2: Digital loop back from PCM1870 DOUT to PCM1774 DIN; 2-3:
DIN from CN302 or U301 to PCM1774
JP16
1-2: AOR to PGINR signal path; 2-3: AOR signal out to CN113
JP17
1-2: AOL to PGINL signal path; 2-3: AOL signal out to CN112
JP18
Analog input select L-channel. 1-2: AIN1L; 2-3: AIN2L
JP19
Analog input select R-channel. 1-2: AIN1R; 2-3: AIN2R
JP20
Analog input source select. 1-2: CN108; 2-3: JP22
JP21
Analog input source select. 1-2: CN109; 2-3: JP23
JP22
1-2: Stereo mic (J1) L-channel; 2-3: Mono mic (J2) L-channel
JP23
1-2: Stereo mic (J1) R-channel; 2-3: Mono mic (J2) R-channel
JP24
PCM1870 TEST pin control jumper. 1-2: External control; 2-3: GND
short
JP25
PCM1774 MS/ADR control. 1-2: connected to motherboard; 2-3:
JP26
JP26
1-2: shorted to GND; 2-3: connected to VDD.
JP27
PCM1870 MS/ADR control. 1-2: connected to motherboard; 2-3:
JP28
JP28
1-2: shorted to GND; 2-3: connected to VDD.
JP29
Not used
Switches and Connectors
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Daughter Card #1 (PCM1774)
Simplified descriptions of the analog input and output configuration for Daughter Card #1 are shown in
Figure 4-2. Figure 4-3 illustrates the MS/ADR control configuration for I2C communication for Daughter
Card #1.
Connected to CN108
of motherboard
AINL
Connected to CN109
of motherboard
AINR
JP22
1
2
3
L-ch
J1
(Stereo Mic)
R-ch
JP23
1
2
3
L-ch
J2
(Mono Mic)
R-ch
JP20
1
2
3
JP18
1
2
3
AIN1L
JP19
1
2
3
AIN1R
AIN2L
10 mF
JP21
1
2
3
AIN2R
PCM1870
10 mF
JP17
1
AOL
Connected to CN114
of motherboard
PGINL
Connected to CN115
of motherboard
PGINR
Connected to CN301/
U301 of motherboard
DOUT
AOL
3
1
10 mF
AOR
2
3
JP16
DOUT
Connected to CN113
of motherboard
10 mF
PGINL
AOR
2
PGINR
Connected to CN112
of motherboard
JP15
1
Connected to CN302/
U302 of motherboard
DIN
2
3
DIN
AIN1L
AIN1R
Connected to CN110
of motherboard
LOL
Connected to CN111
of motherboard
LOR
PCM1774
HPOL/LOL
HPOR/LOR
220 mF
J3
(Headphone Out)
220 mF
Figure 4-2. Analog Input/Output Configuration (Daughter Card #1)
SBAU131 – February 2008
Submit Documentation Feedback
Switches and Connectors
39
www.ti.com
Daughter Card #1 (PCM1774)
MC/SCL
MC/SCL
MD/SDA
MD/SDA
PCM1870
MS/ADR
MS/ADR
VDD
1
3
2
JP27
VDD
1
3
2
JP28
MC/SCL
MD/SDA
PCM1774
MS/ADR
VDD
1
2
JP25
3
VDD
1
2
3
JP26
Figure 4-3. MS/ADR Control Configuration for I2C/SPI Communication (Daughter Card #1)
40
Switches and Connectors
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Daughter Card #2 (DIR: LC89052T and DIT: DIT4096)
4.4
Daughter Card #2 (DIR: LC89052T and DIT: DIT4096)
Table 4-6 lists the connector references for the second DEM-DAI1774 EVM daughter card.
Table 4-6. Analog Input and Output—Daughter Card #2
Connectors
Analog Input and Output of Daughter Card #2
SW001
Toggle switch. Opt/Coax selector for S/PDIF input
SW002
Toggle switch. Reset/Power-down LC89052T and DIT4096
SW003
Clock source selection for LC89052T (Onboard crystal oscillator or
external source from CN306 of motherboard)
SW004
DIP switch. Sets channel-status data of the DIT4096 (1). Note that the
OFF state of this switch sets a HIGH level. Channel-status data can
be set up if needed. It is also possible to connect a microcontroller.
SW005
DIP switch. Sets the DIT4096 system clock and data format. Note
that the OFF state of this switch sets a HIGH level.
(1)
See the DIT4096 product data sheet (TI literature number SBOS225, available for download from
the TI web site) for further information.
Table 4-7 describes the audio clock and data control format options for Daughter Card #2.
Table 4-7. Audio Clock and Input Data Control
Format—Daughter Card #2
CLK0
CLK1
L
Not used
L
H
256fS (initial setting)
H
L
384fS
H
H
512fS
FMT0
SBAU131 – February 2008
Submit Documentation Feedback
System Clock
L
FMT1
Input Data Format
L
L
24-bit, left-justified, MSB-first
L
H
24-bit, I2S (initial setting)
H
L
24-bit, right-justified, MSB-first
H
H
16-bit, right-justified, MSB-first
Switches and Connectors
41
42
Switches and Connectors
SBAU131 – February 2008
Submit Documentation Feedback
Chapter 5
SBAU131 – February 2008
Evaluation and Measurements
This chapter discusses how to set up jumpers on the DEM-DAI1774 EVM motherboard for performance
evaluation in both slave mode and master mode using the Audio Precision SYS-2722® or PSIA-2722®
audio analyzers. (The PSIA-2722 is the programmable serial interface adapter that connects the Audio
Precision 2700 series and enables connections directly to the ADC and DAC devices.) The process of
measuring dynamic characteristics is then presented, along with example characteristic data.
Topic
5.1
5.2
5.3
5.4
5.5
..................................................................................................
Slave Mode With Audio Precision SYS-2722 (Default Setting) .........
Master Mode with Audio Precision SYS-2722 ...............................
Combined Master and Slave Modes With PSIA-2722......................
Measurements for Dynamic Characteristics .................................
Connection Diagram for Practical Applications ............................
SBAU131 – February 2008
Submit Documentation Feedback
Page
44
46
48
50
53
Evaluation and Measurements
43
www.ti.com
Slave Mode With Audio Precision SYS-2722 (Default Setting)
5.1
Slave Mode With Audio Precision SYS-2722 (Default Setting)
These jumper configurations for the DEM-DAI1774 EVM motherboard are the default device settings.
Simple evaluation using the Audio Precision SYS-2722 (as shown in Figure 5-1) is easily accomplished.
Connect the S/PDIF input and output to an optical cable at jacks U302 and U301 (for a coaxial cable, use
jacks CN302 and CN301, respectively). For optical cable connections, select switch SW301; for a coaxial
cable connection, select switch SW302.
SCKI
U302
DAC
BCK
LRCK
DIN
Audio Interface
DIR: LC89052T
SW001
CN302
Clock
Manager
PCM1774
Daughter Card #2
Daughter Card #1
Figure 5-1. Slave Mode Configuration With SYS-2722
To put the DEM-DAI1774 EVM motherboard into the default slave mode configuration, refer to the jumper
combination shown in Figure 5-2.
44
Evaluation and Measurements
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Slave Mode With Audio Precision SYS-2722 (Default Setting)
CN305
T-SCLK
T-BCK
T-LRCK
TX-DATA
E-SCLK
All short
R-SCLK
R-BCK
R-LRCK
RX-DATA
CN307
E-SCK
Short plug
SCK
from U003 (DIR: LC89052T) on Daughter Card #2
T-SCLK
Short plug
BCK
from U003 (DIR: LC89052T) on Daughter Card #2
T-BCK
CN308
GND
T-SCK
T-BCK
T-LRCK
TX-DATA
All open
R-SCLK
R-BCK
R-LRCK
RX-DATA
CN320
Short plug
Short plug
Figure 5-2. Jumper Configuration for Slave Mode (Default)
SBAU131 – February 2008
Submit Documentation Feedback
Evaluation and Measurements
45
www.ti.com
Master Mode with Audio Precision SYS-2722
5.2
Master Mode with Audio Precision SYS-2722
To enable the DEM-DAI1774 EVM motherboard for use in Master mode, the path of the S/PDIF input to
the PCM1774 through DIR is not available for use. LRCK and BCK change the respective output states at
the PCM1774 side in master mode; the respective jumpers of R-BCK, R-LRCK, and RX-DATA should be
removed from CN305 to avoid conflict between the input and output of these clocks.
Furthermore, in this situation, DIN to the PCM1774 is also invalid because the DIR LC89052T does not
receive clocks (the LC89052T cannot work in slave mode). Therefore, any analog output from the DAC is
invalid because there is no data input.
However, in this configuration, users can confirm master mode operation of both LRCK and BCK from the
PCM1774 with a digital oscilloscope. Users can easily identify master mode without the use of other
external equipment such as the PSIA-2722 analyzer.
The PCM1774 has no integrated internal PLL. However, the clock manager function can provide LRCK
(fS) and BCK in master mode, as illustrated in Figure 5-3.
SCKI
Clock
Manager
U302
DAC
BCK
Audio Interface
DIR: LC89052T
SW001
CN302
LRCK
DIN
PCM1774
Daughter Card #2
Isolated by
CN305
Daughter Card #1
Figure 5-3. Master Mode Configuration With SYS-2722
Refer to the jumper combination shown in Figure 5-4 to put the DEM-DAI1774 EVM motherboard into
master mode configuration.
46
Evaluation and Measurements
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Master Mode with Audio Precision SYS-2722
CN305
T-SCLK
T-BCK
T-LRCK
Short plug
TX-DATA
E-SCLK
R-SCLK
R-BCK
R-LRCK
RX-DATA
CN307
E-SCK
Short plug
SCK
from U003 (DIR: LC89052T) on Daughter Card #2
T-SCLK
Short plug
BCK
from U003 (DIR: LC89052T) on Daughter Card #2
T-BCK
CN308
GND
T-SCK
T-BCK
T-LRCK
TX-DATA
All open
R-SCLK
R-BCK
R-LRCK
RX-DATA
CN320
Short plug
Figure 5-4. Jumper Configuration for Master Mode
SBAU131 – February 2008
Submit Documentation Feedback
Evaluation and Measurements
47
www.ti.com
Combined Master and Slave Modes With PSIA-2722
5.3
Combined Master and Slave Modes With PSIA-2722
As shown in Figure 5-5, the DEM-DAI1774 EVM can provide evaluation for both slave and master modes
of the PCM1774 at the same time without setup jumpers on the motherboard if the user has access to the
PSIA-2722 analyzer.
SCKI
Clock
Manager
PSIA-2722
BCK
DAC
Slave
Slave
Master
Audio Interface
Master
LRCK
DIN
PCM1774
Daughter Card #1
Figure 5-5. Combined Master and Slave Mode Configuration with SYS-2722
Refer to the jumper combination shown in Figure 5-6 to set up the combined master and slave modes
configuration.
48
Evaluation and Measurements
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Combined Master and Slave Modes With PSIA-2722
CN305
T-SCLK
T-BCK
T-LRCK
TX-DATA
E-SCLK
All open
R-SCLK
R-BCK
R-LRCK
RX-DATA
CN307
E-SCK
SCK
Short plug
from U003 (DIR: LC89052T) on Daughter Card #2
T-SCLK
BCK
Short plug
from U003 (DIR: LC89052T) on Daughter Card #2
T-BCK
CN308
GND
Short plug
T-SCK
T-BCK
T-LRCK
TX-DATA
R-SCLK
PSIA-2722
(Transmitter)
R-BCK
R-LRCK
RX-DATA
CN320
Short plug
Figure 5-6. Jumper Configuration for Combined Master and Slave Modes
SBAU131 – February 2008
Submit Documentation Feedback
Evaluation and Measurements
49
www.ti.com
Measurements for Dynamic Characteristics
5.4
Measurements for Dynamic Characteristics
Typical dynamic performance graphs for digital-to-analog converters (DACs) generally represent four
performance characteristics (in addition to other specifications): total harmonic distortion and noise
(THD+N); signal-to-noise ratio (SNR); dynamic range (DR); and channel separation. These graphs also
specify the test environment and measurement conditions required in order to meet typical performance
values defined in the product data sheet.
For the DEM-DAI1774 EVM, the evaluation environment specifications are:
• Equipment used: Audio Precision, System Two Cascade
• Audio Data format: 16-bit Left-Justified
• SCKI / BCK / LRCK (fS): 256fS / 64fS / 48 kHz
• Power supply: VDD = VIO = VCC = VHP = 3.3 V (Regulated down from 10 V applied to the motherboard)
• Temperature: Room/ambient
Once the lab or test environment is configured according to these parameters, start the EVM software (as
discussed in Section 3.2). Click All Power On in the startup window or execute power_on.csv, and then
execute the .csv file that corresponds to the appropriate measurement path discussed in the subsequent
sections of this chapter.
The PCM1774 (U2) is soldered onto Daughter Card #1, DEM-PCM1870RHF/1774RGP-A. .CSV files
bundled with the EVM kit are available to measure dynamic performance. These .csv files will help users
determine the appropriate register settings for the PCM1774 under various conditions. Appendix A of this
user guide also includes a block diagram that corresponds to each respective .csv file.
50
Evaluation and Measurements
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Measurements for Dynamic Characteristics
5.4.1 Digital-to-Analog (D/A) Performance
Measurement path: 01.01.Line Output and Headphone Output
.csv file: 01_DAC_Line_Output_and_Headphone_Output.csv
Table 5-1. Line Output Parameters
Power Supply
Parameter
Filter Setting
RL
Left Channel
Right Channel
3.3 V
THD+N (0 dBFS at 1 kHz)
400 Hz—20 kHz AES-17
10 kΩ
0.008%
0.009%
SNR (BPZ input)
22 Hz—20 kHz SPCL +
A-weighting
10 kΩ
93.3 dB
93.2 dB
DR (–60 dBFS input)
22 Hz—20 kHz SPCL +
A-weighting
10 kΩ
93.4 dB
93.1 dB
Channel Separation
(BPZ input for target
channel)
22 Hz—20 kHz AES-17
10 kΩ
90.5 dB
90.7 dB
Table 5-2. 16-Ω Headphone Output Inserted to Headphone Jack J3 Parameters
Power Supply
Parameter
Filter Setting
RL
Left Channel
Right Channel
3.3 V
THD+N (40 mW;
HP volume: –1 dB )
400 Hz—20 kHz AES-17
16 Ω
0.026%
0.025%
SNR (BPZ input)
22 Hz—20 kHz SPCL +
A-weighting
16 Ω
93.0 dB
89.8 dB
DR (–60 dBFS input)
22 Hz—20 kHz SPCL +
A-weighting
16 Ω
93.1 dB
93.0 dB
Channel Separation
(BPZ input for target
channel)
22 Hz—20 kHz AES-17
16 Ω
84.6 dB
84.3 dB
To obtain the performance results shown in Table 5-1, the other functions should be set with these
parameters:
• Volume: 0 dB
• RL: 10 kΩ for line output
• RL: 16 Ω inserted to headphone jack J3 for headphone output
• All PGA: 0 dB
The bundled .csv file automatically sets the device to these conditions.
Please note that the headphone volume should be changed from 0 dB to –1 dB and the signal input level
of the Audio Precision signal analyzer configured to meet the 40-mW target output power when THD+N is
measured at 16 Ω.
See Appendix A for a signal flow block diagram.
SBAU131 – February 2008
Submit Documentation Feedback
Evaluation and Measurements
51
www.ti.com
Measurements for Dynamic Characteristics
5.4.2 Amplitude Versus Frequency Performance
Measurement path: 01.Line Output and Headphone Output
.csv file: 01_DAC_Line_Output_and_Headphone_Output.csv
Note that an unweighted filter and an AES-17 bandwidth of 22 Hz to 20 kHz should be set to obtain
precise spectrum results.
AMPLITUDE vs FREQUENCY
AMPLITUDE vs FREQUENCY
0
0
Left Channel
Right Channel
Left Channel
Right Channel
-20
-40
Amplitude (dB)
Amplitude (dB)
-20
0 dB Input
-60
-80
-40
60 dB Input
-60
-80
-100
-100
-120
-120
-140
-140
0
5
10
15
20
5
0
15
20
Frequency (kHz)
Figure 5-7. DAC Amplitude vs Frequency
Result: 0 dB Input
Figure 5-8. DAC Amplitude vs Frequency
Result: –60 dB Input
AMPLITUDE vs FREQUENCY
AMPLITUDE vs FREQUENCY
0
0
Left Channel
Right Channel
-20
Left Channel
Right Channel
-20
-40
Amplitude (dB)
Amplitude (dB)
10
Frequency (kHz)
BPZ (Zero Data) Input
-60
-80
-40
-80
-100
-100
-120
-120
-140
Wide Range to 130 kHz
BPZ (Zero Data) Input
-60
-140
0
5
10
15
20
Frequency (kHz)
Figure 5-9. DAC Amplitude vs Frequency
Result: BPZ (Zero Data) Input
0
20
40
60
80
100
120
Frequency (kHz)
Figure 5-10. DAC Amplitude vs Frequency
Result: Wide Range to 130 kHz, BPZ (Zero
Data)
See Appendix A for a signal flow block diagram.
52
Evaluation and Measurements
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Connection Diagram for Practical Applications
5.5
Connection Diagram for Practical Applications
The PCM1774 Daughter Card has been configured to measure dynamic audio performance by audio
standard analyzer equipment.
In a practical application (such as a portable audio player or cellular phone), simple components set up as
shown in Figure 5-11 will be reasonable to save assembly and test spaces. Specific component values
are listed in Table 5-3.
To Regulator
(6) VIO
SCKI (9)
BCK (10)
LRCK ( 11)
C4
(7) VDD
C5
(8) DGND
DIN (5)
(18) VCC
MS/ADR (2)
C6
(17) AGND
MD/SDA (3)
MC/SCL (4)
Pull-down or pull-up
MODE (1)
(13) VPA
PCM1774
C7
(12) PGND
C12
C1
C2
AIN1L (20)
(15) HPOL/LOL
AIN1R (19)
VCOM (18)
(14) HPOR/LOR
C13
Stereo
Headphone
C3
Figure 5-11. Basic Connection Diagram
Table 5-3. Recommended External Parts for Basic Connection Diagram
Component
Recommended Value
Component
Recommended Value
C1, C2
1 µF
C5, C6, C7
1 µF to 4.7 µF
C3
1 µF to 4.7 µF
C9, C10
10 µF to 220 µF
C4
0.1 µF
SBAU131 – February 2008
Submit Documentation Feedback
Evaluation and Measurements
53
54
Evaluation and Measurements
SBAU131 – February 2008
Submit Documentation Feedback
Chapter 6
SBAU131 – February 2008
Schematic, PCB Layout, and Bill of Materials
This chapter provides the electrical and physical layout information for the DEM-DAI1774 EVM. The bill of
materials is included for component and manufacturer reference.
Topic
6.1
6.2
6.3
..................................................................................................
Page
Schematics .............................................................................. 56
Printed Circuit Board Layout ...................................................... 58
Component List ........................................................................ 63
SBAU131 – February 2008
Submit Documentation Feedback
Schematic, PCB Layout, and Bill of Materials
55
www.ti.com
Schematics
6.1
Schematics
Figure 6-1 and Figure 6-2 illustrate the schematics for the DEM-DAI1774 EVM.
Figure 6-1. DEM-PCM1870RHF/1774RGP-A Part 1 (Daughter Card #1)
56
Schematic, PCB Layout, and Bill of Materials
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Schematics
Figure 6-2. DEM-PCM1870RHF/1774RGP-A Part 2 (Daughter Card #1)
SBAU131 – February 2008
Submit Documentation Feedback
Schematic, PCB Layout, and Bill of Materials
57
www.ti.com
Printed Circuit Board Layout
6.2
Printed Circuit Board Layout
Figure 6-3 through Figure 6-7 illustrate the printed circuit board (PCB) layout for the DEM-DAI1774 EVM.
Figure 6-3. DEM-PCM1870RHF/1774RGP-A Board Layout—Silkscreen Side
58
Schematic, PCB Layout, and Bill of Materials
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Printed Circuit Board Layout
Figure 6-4. DEM-PCM1870RHF/1774RGP-A Board Layout—Component Side
SBAU131 – February 2008
Submit Documentation Feedback
Schematic, PCB Layout, and Bill of Materials
59
www.ti.com
Printed Circuit Board Layout
Figure 6-5. DEM-PCM1870RHF/1774RGP-A Board Layout—Inner Layer 2
60
Schematic, PCB Layout, and Bill of Materials
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Printed Circuit Board Layout
Figure 6-6. DEM-PCM1870RHF/1774RGP-A Board Layout—Inner Layer 3
SBAU131 – February 2008
Submit Documentation Feedback
Schematic, PCB Layout, and Bill of Materials
61
www.ti.com
Printed Circuit Board Layout
Figure 6-7. DEM-PCM1870RHF/1774RGP-A Board Layout—Solder Side
62
Schematic, PCB Layout, and Bill of Materials
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Component List
6.3
Component List
Table 6-1 lists the Bill of Materials for the DEM-DAI1774 EVM.
Table 6-1. Bill of Materials (1)
(1)
Reference Designator
Quantity
R3, R4
2
10 kΩ, Rohm, MCR10EZHJ103
Description
C11, C13, C15, C22
4
0.1 µF, Murata, GRM188R71H104Z
C10, C12, C14, C23
4
10 µF, Nippon Chemi-con,
EKMG160ELL100ME11D
C7
1
4.7 µF, Nippon Chemi-con,
EKMG500ELL4R7ME11D
C3, C4
2
220 µF, Nippon Chemi-con,
EKMG350ELL221MHB50
JP10
1
OMRON, 2-Pin, XJ8C-0411
JP15, JP18, JP19, JP20, JP21, JP25,
JP26
7
OMRON, 3-Pin, XJ8B-0311
J3
1
HOSIDEN, HSJ1493-01-040
U2
1
16-bit Stereo Audio DAC, 4×4 mm QFN
20-pin, Texas Instruments, PCM1774
This list is specifically related to the PCM1774 components.
SBAU131 – February 2008
Submit Documentation Feedback
Schematic, PCB Layout, and Bill of Materials
63
64
Schematic, PCB Layout, and Bill of Materials
SBAU131 – February 2008
Submit Documentation Feedback
Appendix A
SBAU131 – February 2008
Reference .csv Files, Interfacing to DSPs, and Package
Information
Topic
A.1
A.2
..................................................................................................
Page
Reference .csv Files .................................................................. 66
Interfacing to DSPs ................................................................... 70
SBAU131 – February 2008
Submit Documentation Feedback
Reference .csv Files, Interfacing to DSPs, and Package Information
65
www.ti.com
Reference .csv Files
A.1
Reference .csv Files
The .csv files are bundled with the DEM-DAI1774 EVM Controller. These files enable users to execute
register settings corresponding to the specific operating modes discussed in the product data sheet by
importing them into the software.
Note that each .csv file (listed in Table A-1) must be implemented after an All Active operation is
performed with the power_on.csv command; otherwise, these files will not work properly.
An All Active operation is recommended to start up the device, and can be executed by just clicking the All
Power On button, as discussed in Section 3.2.
Table A-1. .CSV Files
Operating Mode
.CSV File Name
All Power Down
power_off.csv
All Active
power_on.csv
Playback with Digital Input
01
Line Output or Headphone Output
01_DAC_Line_Output_and_Headphone_Output.csv
02
Headphone Output with Sound Effect
02_DAC_Headphone_Output_with_Sound_Effect.csv
03
Headphone Output with Line Input (AIN1L/AIN1R)
03_DAC_Headphone_Output_with_Line_Input.csv
04
Headphone Output with Mono Mic Input (AIN1L, +20 dB) 04_DAC_Headphone_Output_with_Mono_Mic_Input.csv
Playback without Digital Input
66
05
Line Input (AIN2L/AIN2R) to Headphone Output
05_Line_Input_to_Headphone_Output.csv
06
Mono Mic Input (AIN1L, +20 dB) to Headphone Output
06_Mono_Mic_Input_to_Headphone_Output.csv
Reference .csv Files, Interfacing to DSPs, and Package Information
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Reference .csv Files
A.1.1 Related Signal Flow Diagrams
Signal path
Power On
Reset
Module of Possible Power Up/Down
Power
Up/Down
Manager
PG1
SCKI
BCK LRCK DIN
Clock
Manager
Audio Interface
2
Serial Interface (SPI/I C)
Analog Input L-Channel
0 dB to
-21 dB
SW1
DAL
Digital
Filter
DS
DAC
SW3
Digital
Filter
DS
DAC
PG6
Analog Input R-Channel
AIN1R
MONO +
+
ROUT
+6 dB to
-70 dB
HPR
MXR
SW4
HPOL/
LOL
+6 dB to
-70 dB
HPOR/
LOR
0 dB to
-21 dB
0 dB to
+20 dB
VCOM
V
COM
LOUT
+
SW6
SW5
HPL
MXL
SW2
DAR
VCOM
MS/
ADR MODE
ATP
(0 dB to -62 dB, Mute)
AIN1L
PG2
MC/
SCL
DGC
(0 dB/+6 dB/+12 dB/+18 dB)
PG5
0 dB to
+20 dB
MD/
SDA
COM
VIO
VDD DGND VHP HGND VCC AGND
Figure A-1. Line Output or Headphone Output
Signal path
Power On
Reset
Module of Possible Power Up/Down
Power
Up/Down
Manager
PG1
SCKI
BCK LRCK DIN
Clock
Manager
Audio Interface
PG5
2
Serial Interface (SPI/I C)
0 dB to
-21 dB
Analog Input L-Channel
DAL
Digital
Filter
DS
DAC
SW3
VCOM
DS
DAC
PG6
Analog Input R-Channel
AIN1R
VCOM
V
COM
SW1
SW4
LOUT
+
MONO +
SW6
SW5
HPL
MXL
SW2
DAR
0 dB to
+20 dB
MS/
ADR MODE
ATP
(0 dB to -62 dB, Mute)
Digital
Filter
PG2
MC/
SCL
DGC
(0 dB/+6 dB/+12 dB/+18 dB)
AIN1L
0 dB to
+20 dB
MD/
SDA
+
ROUT
+6 dB to
-70 dB
HPOL/
LOL
HPR
MXR
+6 dB to
-70 dB
HPOR/
LOR
0 dB to
-21 dB
COM
VIO
VDD DGND VHP HGND VCC AGND
Figure A-2. Headphone Output with Sound Effects
SBAU131 – February 2008
Submit Documentation Feedback
Reference .csv Files, Interfacing to DSPs, and Package Information
67
www.ti.com
Reference .csv Files
Signal path
Power On
Reset
Module of Possible Power Up/Down
Power
Up/Down
Manager
PG1
SCKI
BCK LRCK DIN
Clock
Manager
Audio Interface
2
Serial Interface (SPI/I C)
Analog Input L-Channel
0 dB to
-21 dB
SW1
DAL
Digital
Filter
DS
DAC
Digital
Filter
DS
DAC
SW3
PG6
Analog Input R-Channel
AIN1R
+6 dB to
-70 dB
MONO +
+
HPR
ROUT
MXR
SW4
HPOL/
LOL
+6 dB to
-70 dB
HPOR/
LOR
0 dB to
-21 dB
0 dB to
+20 dB
VCOM
V
COM
LOUT
+
SW6
SW5
HPL
MXL
SW2
DAR
VCOM
MS/
ADR MODE
ATP
(0 dB to -62 dB, Mute)
AIN1L
PG2
MC/
SCL
DGC
(0 dB/+6 dB/+12 dB/+18 dB)
PG5
0 dB to
+20 dB
MD/
SDA
COM
VIO
VDD DGND VHP HGND VCC AGND
Figure A-3. Headphone Output with Line Input (AIN1L/AIN1R)
Signal path
Power On
Reset
Module of Possible Power Up/Down
Power
Up/Down
Manager
PG1
SCKI
BCK LRCK DIN
Clock
Manager
Audio Interface
PG5
2
ATP
(0 dB to -62 dB, Mute)
0 dB to
-21 dB
Analog Input L-Channel
DAL
Digital
Filter
DS
DAC
Digital
Filter
DS
DAC
VCOM
SW3
Analog Input R-Channel
VCOM
V
COM
SW1
SW4
LOUT
+
MONO +
SW6
SW5
HPL
MXL
SW2
PG6
AIN1R
0 dB to
+20 dB
MS/
ADR MODE
Serial Interface (SPI/I C)
DAR
PG2
MC/
SCL
DGC
(0 dB/+6 dB/+12 dB/+18 dB)
AIN1L
0 dB to
+20 dB
MD/
SDA
+
ROUT
+6 dB to
-70 dB
HPOL/
LOL
HPR
MXR
+6 dB to
-70 dB
HPOR/
LOR
0 dB to
-21 dB
COM
VIO
VDD DGND VHP HGND VCC AGND
Figure A-4. Headphone Output with Mono Mic Input (AIN1L, +20 dB)
68
Reference .csv Files, Interfacing to DSPs, and Package Information
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Reference .csv Files
Signal path
Power On
Reset
Module of Possible Power Up/Down
Power
Up/Down
Manager
PG1
SCKI
BCK LRCK DIN
Clock
Manager
Audio Interface
2
Serial Interface (SPI/I C)
Analog Input L-Channel
0 dB to
-21 dB
SW1
DAL
Digital
Filter
DS
DAC
Digital
Filter
DS
DAC
SW3
PG6
Analog Input R-Channel
AIN1R
MONO +
+
ROUT
+6 dB to
-70 dB
HPR
MXR
SW4
HPOL/
LOL
+6 dB to
-70 dB
HPOR/
LOR
0 dB to
-21 dB
0 dB to
+20 dB
VCOM
V
COM
LOUT
+
SW6
SW5
HPL
MXL
SW2
DAR
VCOM
MS/
ADR MODE
ATP
(0 dB to -62 dB, Mute)
AIN1L
PG2
MC/
SCL
DGC
(0 dB/+6 dB/+12 dB/+18 dB)
PG5
0 dB to
+20 dB
MD/
SDA
COM
VIO
VDD DGND VHP HGND VCC AGND
Figure A-5. Line Input (AIN1L/AIN1R) to Headphone Output
Signal path
Power On
Reset
Module of Possible Power Up/Down
Power
Up/Down
Manager
PG1
SCKI
BCK LRCK DIN
Clock
Manager
Audio Interface
PG5
2
ATP
(0 dB to -62 dB, Mute)
0 dB to
-21 dB
Analog Input L-Channel
DAL
Digital
Filter
DS
DAC
Digital
Filter
DS
DAC
VCOM
SW3
Analog Input R-Channel
VCOM
V
COM
SW1
SW4
LOUT
+
MONO +
SW6
SW5
HPL
MXL
SW2
PG6
AIN1R
0 dB to
+20 dB
MS/
ADR MODE
Serial Interface (SPI/I C)
DAR
PG2
MC/
SCL
DGC
(0 dB/+6 dB/+12 dB/+18 dB)
AIN1L
0 dB to
+20 dB
MD/
SDA
+
ROUT
+6 dB to
-70 dB
HPOL/
LOL
HPR
MXR
+6 dB to
-70 dB
HPOR/
LOR
0 dB to
-21 dB
COM
VIO
VDD DGND VHP HGND VCC AGND
Figure A-6. Mono Line Input (AIN1L) to Headphone Output
SBAU131 – February 2008
Submit Documentation Feedback
Reference .csv Files, Interfacing to DSPs, and Package Information
69
www.ti.com
Interfacing to DSPs
A.2
Interfacing to DSPs
Refer to the following examples for interfacing the PCM1774 to a digital signal processor (DSP) in either
slave or master mode. To implement master mode, MSTR = 1 of register 84 (54h) enables master mode
operation as discussed in the product data sheet. Insert 5440h to the recommended power-on sequence
after DAC power-up (49h) of the PCM1774, as noted in Table A-2.
These conditions apply for both modes of operation as illustrated in Figure A-7 and Figure A-8:
• SCKI: Audio Clock (256fS/384fS)
• BCK:Clock for Audio Transfer (32fS/48fS/64fS in I2S, LJ, and RJ; 32fS/48fS/64fS/128fS/256fS in DSP)
• LRCK: Sampling Rate Clock (fS)
• DIN: Audio Data Input for DAC (I2S, LJ, RJ, DSP)
• DOUT: Audio Data Output from ADC (I2S, LJ, RJ, DSP)
SCKI
Clock
Manager
DSP
LRCK
DIN
Audio Interface
BCK
DAC
PCM1774
Figure A-7. Slave Mode Operation
SCKI
Clock
Manager
DSP
LRCK
DIN
Audio Interface
BCK
DAC
PCM1774
Figure A-8. Master Mode Operation
70
Reference .csv Files, Interfacing to DSPs, and Package Information
SBAU131 – February 2008
Submit Documentation Feedback
www.ti.com
Interfacing to DSPs
A.2.1 Register Control with DSP Interface
Table A-2 summarizes the recommended power-on sequence for the PCM1774. The shaded cells within
the table indicate specific register settings that must be configured for the device to properly operate with
a DSP interface.
Table A-2. Recommended Power-On Sequence for PCM1774
STEP
REGISTER
SETTINGS
1
–
2
4027h
Headphone amp L-channel volume (–6 dB)
3
4127h
Headphone amp R-channel volume (–6 dB)
4 (2)
4427h
Digital attenuator L-channel (–6 dB)
5
4527h
Digital attenuator R-channel (–6 dB)
6
4620h
DAC audio interface format (left-justified)
(3)
49E0h
DAC (DAL, DAR) and analog bias power-up
8 (3)
5601h
Zero-cross detection enable
9
4903h
Analog mixer (MXL, MXR) power-up
10
5811h
Analog mixer input (SW2, SW5) select
11
4QFCh
Headphone amp (HPL, HPR, HPC) power-up
12
4A01h
VCOM power up
13
523Ch
Analog front-end (D2S, MCB, PG1, 2, 5, 6) power-up
14
5711h
Analog input (MUX3, MUX4) select; analog input (MUX1, MUX2) select
7
(1)
(2)
(3)
NOTE
Turn on all power supplies. (1)
VDD should be turned on prior to or simultaneously with the other power supplies. It is recommended to set register data with
the system clock input after turning all power supplies on.
I2S: 4620h; Left-Justified: 4601h; Right-Justified: 4602h; DSP: 4603h.
Between steps 12 and 13, add this value for slave configuration: 5400h. For master configuration, add: 5440h.
SBAU131 – February 2008
Submit Documentation Feedback
Reference .csv Files, Interfacing to DSPs, and Package Information
71
EVALUATION BOARD/KIT IMPORTANT NOTICE
Texas Instruments (TI) provides the enclosed product(s) under the following conditions:
This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES
ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have
electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete
in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental
measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does
not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling
(WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.
Should this evaluation board/kit not meet the specifications indicated in the User’s Guide, the board/kit may be returned within 30 days from
the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER
AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF
MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.
The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims
arising from the handling or use of the goods. Due to the open construction of the product, it is the user’s responsibility to take any and all
appropriate precautions with regard to electrostatic discharge.
EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY
INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.
TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.
TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or
services described herein.
Please read the User’s Guide and, specifically, the Warnings and Restrictions notice in the User’s Guide prior to handling the product. This
notice contains important safety information about temperatures and voltages. For additional information on TI’s environmental and/or
safety programs, please contact the TI application engineer or visit www.ti.com/esh.
No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or
combination in which such TI products or services might be or are used.
FCC Warning
This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES
ONLY and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio
frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are
designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may
cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may
be required to correct this interference.
EVM WARNINGS AND RESTRICTIONS
It is important to operate this EVM within the input voltage range of –2.0 V to +4.0 V and the output voltage range of –2.0 V to +4.0 V.
Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions
concerning the input range, please contact a TI field representative prior to connecting the input power.
Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM.
Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification,
please contact a TI field representative.
During normal operation, some circuit components may have case temperatures greater than +60°C. The EVM is designed to operate
properly with certain components above +60°C as long as the input and output ranges are maintained. These components include but are
not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified
using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation,
please be aware that these devices may be very warm to the touch.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Amplifiers
Data Converters
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
RF/IF and ZigBee® Solutions
amplifier.ti.com
dataconverter.ti.com
dsp.ti.com
www.ti.com/clocks
interface.ti.com
logic.ti.com
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/lprf
Applications
Audio
Automotive
Broadband
Digital Control
Medical
Military
Optical Networking
Security
Telephony
Video & Imaging
Wireless
www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising