Texas Instruments | DLP4501 .45 WXGA S311 DMD | Datasheet | Texas Instruments DLP4501 .45 WXGA S311 DMD Datasheet

Texas Instruments DLP4501 .45 WXGA S311 DMD Datasheet
Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
DLP4501
DLPS149 – NOVEMBER 2018
DLP4501 .45 WXGA S311 DMD
1 Features
2 Applications
•
•
•
•
•
•
1
•
•
0.45-Inch (11.43-mm) Diagonal Micromirror Array
– 912 × 1140 Array of Aluminum MicrometerSized Mirrors, in a diamond layout for an
effective display resolution of 1280 × 800
(WXGA)
– 7.6 Micron Micromirror Pitch
– ±12° Micromirror Tilt (Relative to Flat Surface)
– Side Illumination for Optimal Efficiency and
Optical Engine Size
– Polarization Independent Aluminum
Micromirror Surface
21.3-mm × 11-mm × 3.33-mm Package Size
Dedicated DLP6401 Display Controller for
Reliable Operation
Battery Powered Mobile Accessory HD Projector
Battery Powered Smart HD Accessory
Screenless Display – Interactive Display
Gaming Display
Mobile Cinema
3 Description
The DLP4501 digital micromirror device (DMD) is a
digitally
controlled
micro-opto-electromechanical
system (MOEMS) spatial light modulator (SLM).
When coupled to an appropriate optical system, the
DLP4501 DMD displays a very crisp and high quality
image or video. DLP4501 is part of the chipset
comprising of the DLP4501 DMD and DLPC6401
display controller. The compact physical size of the
DLP4501 is well-suited for portable equipment where
a small form factor is important.
Device Information(1)
PART NUMBER
PACKAGE
DLP4501
CLGA (80)
BODY SIZE (NOM)
21.3 mm × 11 mm × 3.33 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
DLP® DLP4501 (.45 WXGA S311) Chipset
DATA (23:0)
VOFFSET
LOADB
VBIAS
TRC
SCTRL
DLPC6401
Display
Controller
TPS65145
VRESET
SAC_BUS
SAC_CLK
DCLK
DRC_BUS
DRC_OEZ
DRC_STROBE
DLP4501
DMD
VCC
VSS
VREF
System signal routing omitted for clarity
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6.9
6.10
6.11
6.12
7
7.4
7.5
7.6
7.7
1
1
1
2
3
7
8
Device Functional Modes........................................
Window Characteristics and Optics ........................
Micromirror Array Temperature Calculation............
Micromirror Landed-On/Landed-Off Duty Cycle ....
20
20
21
22
Application and Implementation ........................ 25
8.1 Application Information............................................ 25
8.2 Typical Application .................................................. 25
Absolute Maximum Ratings ...................................... 7
Storage Conditions.................................................... 7
ESD Ratings.............................................................. 8
Recommended Operating Conditions ...................... 8
Thermal Information ................................................ 10
Electrical Characteristics......................................... 10
Timing Requirements .............................................. 12
System Mounting Interface Loads .......................... 15
Micromirror Array Physical Characteristics ............. 16
Micromirror Array Optical Characteristics ............ 17
Window Characteristics......................................... 18
Chipset Component Usage Specification ............. 18
9
Power Supply Recommendations...................... 27
9.1 Power Supply Power-Up Procedure ...................... 27
9.2 Power Supply Power-Down Procedure .................. 27
9.3 Power Supply Sequencing Requirements .............. 28
10 Layout................................................................... 30
10.1 Layout Guidelines ................................................. 30
10.2 Layout Example .................................................... 30
11 Device and Documentation Support ................. 31
11.1
11.2
11.3
11.4
11.5
11.6
Detailed Description ............................................ 19
7.1 Overview ................................................................. 19
7.2 Functional Block Diagram ....................................... 19
7.3 Feature Description................................................. 20
Device Support......................................................
Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
31
31
32
32
32
32
12 Mechanical, Packaging, and Orderable
Information ........................................................... 32
4 Revision History
2
DATE
REVISION
NOTES
November 2018
*
Initial release.
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
5 Pin Configuration and Functions
FQG Package
80-Pin CLGA
Bottom View
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
3
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
Pin Functions – Connector Pins
PIN
NAME
NO.
TYPE
SIGNAL
CLOCKED
BY
DATA
RATE
DESCRIPTION
DATA INPUTS
DATA(0)
A1
I
LVCMOS
DCLK
DDR
DATA(1)
A2
I
LVCMOS
DCLK
DDR
DATA(2)
A3
I
LVCMOS
DCLK
DDR
DATA(3)
A4
I
LVCMOS
DCLK
DDR
DATA(4)
B1
I
LVCMOS
DCLK
DDR
DATA(5)
B3
I
LVCMOS
DCLK
DDR
DATA(6)
C1
I
LVCMOS
DCLK
DDR
DATA(7)
C3
I
LVCMOS
DCLK
DDR
DATA(8)
C4
I
LVCMOS
DCLK
DDR
DATA(9)
D1
I
LVCMOS
DCLK
DDR
DATA(10)
D4
I
LVCMOS
DCLK
DDR
DATA(11)
E1
I
LVCMOS
DCLK
DDR
DATA(12)
E4
I
LVCMOS
DCLK
DDR
DATA(13)
F1
I
LVCMOS
DCLK
DDR
DATA(14)
F3
I
LVCMOS
DCLK
DDR
DATA(15)
G1
I
LVCMOS
DCLK
DDR
DATA(16)
G2
I
LVCMOS
DCLK
DDR
DATA(17)
G4
I
LVCMOS
DCLK
DDR
DATA(18)
H1
I
LVCMOS
DCLK
DDR
DATA(19)
H2
I
LVCMOS
DCLK
DDR
DATA(20)
H4
I
LVCMOS
DCLK
DDR
DATA(21)
J1
I
LVCMOS
DCLK
DDR
DATA(22)
J3
I
LVCMOS
DCLK
DDR
DATA(23)
J4
I
LVCMOS
DCLK
DDR
DCLK
K1
I
LVCMOS
—
LOADB
K2
I
LVCMOS
DCLK
DDR
Parallel data load enable
TRC
K4
I
LVCMOS
DCLK
DDR
Input data toggle rate control
DDR
Serial control bus
—
Input data bus
Input data bus clock
CONTROL INPUTS
SCTRL
K3
I
LVCMOS
DCLK
SAC_BUS
C20
I
LVCMOS
SAC_CLK
—
Stepped address control serial data
SAC_CLK
C22
I
LVCMOS
—
—
Stepped address control serial clock
SAC_CLK
MIRROR RESET CONTROL INPUTS
DRC_BUS
B21
I
LVCMOS
DRC_OEZ
A20
I
LVCMOS
DRC_STROBE
A22
I
LVCMOS
C19,
D19
Power
Analog
Mirror Reset Bias Voltage
A19,
K19
Power
Analog
Mirror Reset Offset Voltage
E19,
F19
Power
Analog
Mirror reset voltage
B19,
J19
Power
Analog
Power supply for low voltage CMOS double-data-rate
(DDR) interface
—
SAC_CLK
DMD reset-control serial bus
—
Active-low output enable signal for internal DMD Reset
driver circuitry
Strobe signal for DMD reset control inputs
POWER
VBIAS
(1)
VOFFSET
VRESET
VREF
(1)
4
(1)
(1)
(1)
The following power supplies are all required to operate the DMD: VSS, VCC, VREF, VOFFSET, VBIAS, VRESET.
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
Pin Functions – Connector Pins (continued)
PIN
NAME
VCC
VSS
NO.
TYPE
SIGNAL
CLOCKED
BY
DATA
RATE
DESCRIPTION
(1)
B22,
C2,
D21,
E2,
E20,
E22,
F21,
G3,
G19,
G20,
G22,
H19,
H21,
J20,
J22,
K21
Power
Analog
Power Supply for LVCMOS Logic
(1)
A21,
B2, B4,
B20,
C21,
D2, D3,
D20,
D22,
E3,
E21,
F2, F4,
F20,
F22,
G21,
H3,
H20,
H22,
J2, J21,
K20
GND
Analog
Ground. Common return for all power inputs
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
5
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
Pin Functions – Test Pads
6
NUMBER
SYSTEM BOARD
NUMBER
SYSTEM BOARD
A5
Do not connect
F5
Do not connect
A18
Do not connect
F18
Do not connect
B5
Do not connect
G5
Do not connect
B18
Do not connect
G18
Do not connect
C5
Do not connect
H5
Do not connect
C18
Do not connect
H18
Do not connect
D5
Do not connect
J5
Do not connect
D18
Do not connect
J18
Do not connect
E5
Do not connect
E18
Do not connect
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
6 Specifications
6.1 Absolute Maximum Ratings
see
(1)
MIN
MAX
UNIT
Supply voltage for LVCMOS logic
(2)
–0.5
4
V
VREF
Supply voltage for LVCMOS logic
(2)
–0.5
4
V
VOFFSET
Supply voltage for HVCMOS and micromirror
electrode (2)
–0.5
8.75
V
VBIAS
Supply voltage for micromirror electrode
(2)
–0.5
17
V
VRESET
Supply voltage for micromirror electrode
(2)
–11
0.5
V
| VBIAS–VOFFSET |
Supply voltage delta
8.75
V
–0.5
VREF +
0.5
V
VCC
Supply voltage
Input voltage
Input voltage for other inputs
Clock frequency
fDLCK
DCLK clock frequency
Environmental
(2)
(3)
(4)
(5)
(6)
(2)
(4)
Temperature – operational
TARRAY and TWINDOW
(1)
(3)
(5)
Temperature – non-operational
(5)
80
120
MHz
–20
90
°C
–40
90
°C
TDP
Dew Point - operating and non-operating
81
°C
|TDELTA|
Absolute Temperature delta between any
point on the window edge and the ceramic
test point TP1 (6)
30
°C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure above or below the Recommended Operating Conditions for extended periods may affect device
reliability.
All voltage values are with respect to ground terminals (VSS). The following power supplies are all required to operate the DMD: VSS,
VCC, VREF, VOFFSET, VBIAS and VRESET.
To prevent excess current, the supply voltage delta |VBIAS - VOFFSET| must be less than specified limit.
BSA to Reset Timing specifications are synchronous and guaranteed for DCLK between specified limits.
The highest temperature of the active array (as calculated by the Micromirror Array Temperature Calculation), or of any point along the
Window Edge as defined in Figure 8. The location of the thermal test point TP2 in Figure 8 is intended to measure the highest window
edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should
be used.
Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in
Figure 8. The window test point TP2 shown in Figure 8 is intended to result in the worst case delta. If a particular application causes
another point on the window edge to result in a larger delta temperature, that point should be used.
6.2 Storage Conditions
applicable before the DMD is installed in the final product.
MIN
Tstg
TDP
(1)
(2)
(3)
DMD storage temperature
Storage dew point - long-term average
Storage dew point - short-term
NOM
-40
(1) (2)
(3)
MAX
UNIT
85
18
24
°C
28
Long-term is defined as the usable life of the device.
Contact a TI representative for further information regarding nominal versus maximum values.
Dew points beyond the specified long-term dew point are for short-term conditions only, where short-term is defined as less than 60
cumulative days over the usable life of the device (operating, non-operating, or storage).
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
7
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
6.3 ESD Ratings
Electrostatic
discharge
V(ESD)
(1)
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001
VALUE
UNIT
±2000
V
(1)
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
6.4 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
SUPPLY VOLTAGE RANGE
VREF
(1)
MIN
NOM
MAX
UNIT
(2)
Supply voltage for LVCMOS interface
(3)
1.6
1.8
2.0
V
2.375
2.5
2.625
V
8.25
8.5
8.75
V
(3)
15.5
16
16.5
V
(3)
–9.5
–10
–10.5
V
8.75
V
0.7×VRE
F
V
(3)
VCC
Supply voltage for LVCMOS logic
VOFFSET
Supply voltage for HVCMOS and micromirror electrode
VBIAS
Supply voltage for micromirror electrode
VRESET
Supply voltage for micromirror electrode
|VBIAS–VOFFSET|
Supply voltage delta (absolute value)
(3)
Vp
Positive-going threshold voltage
0.4×VRE
F
Vn
Negative-going threshold voltage
0.3×VRE
F
0.6×VRE
F
V
Vh
Hysteresis voltage (Vp - Vn)
0.1×VRE
F
0.4×VRE
F
V
Vih(DC)
DC High level input voltage
0.7×VRE
F
VREF+0.
5
V
Vil(DC)
DC Low level input voltage
–0.3
0.3×VRE
F
V
Vih(AC)
AC High level input voltage
0.8×VRE
F
VREF+0.
5
V
Vil(AC)
AC Low level input voltage
–0.3
0.2×VRE
F
V
(1)
(2)
(3)
8
The functional performance of the device specified in this datasheet is achieved when operating the device within the limits defined by
the Recommended Operating Conditions. No level of performance is implied when operating the device above or below the
Recommended Operating Conditions limits.
All voltage values are with respect to the ground pins (VSS).
The following power supplies are all required to operate the DMD: VCC, VREF, VOFFSET, VBIAS and VRESET.
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
Recommended Operating Conditions (continued)
over operating free-air temperature range (unless otherwise noted) (1)
MIN
NOM
MAX
UNIT
ENVIRONMENTAL
TARRAY
Array Temperature – long-term operational
Array Temperature – short-term operational
(4) (5) (6) (7)
(5) (8)
(6)
–20
Window temperature – operational
|TDELTA |
Absolute Temperature difference between any point on the window
edge and the ceramic test point TP1 (10)
Dew Point – long - term average (operational and non-operational)
Dew Point – short - term (operational and non-operational)
ILLVIS
Illumination wavelengths between 395 nm and 800 nm
ILLIR
Illumination wavelengths >800 nm
°C
30
°C
18
24
°C
0.68
2.00
(12)
28
(4)
Illumination wavelengths < 395 nm
90
(7)
(11)
ILLUV
°C
75
(4) (9)
TWINDOW
TDP
40 to 70
0
°C
mW/cm2
Thermally limited
10
mW/cm2
Simultaneous exposure of the DMD to the maximum Recommended Operating Conditions for temperature and UV illumination will
reduce device lifetime.
(5) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1
(TP1) shown in Figure 8 and the Package Thermal Resistance using Micromirror Array Temperature Calculation
(6) Per Figure 1 the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD
experience in the end application. Refer to Micromirror Landed-On/Landed-OFF Duty Cycle for a definition of micromirror landed duty
cycle.
(7) Long-term is defined as the usable life of the device
(8) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is
defined as cumulative time over the usable life of the device and is less than 500 hours.
(9) Window temperature is the highest temperature on the window edge shown in Figure 8. The location of the thermal test point TP2 in
Figure 8 is intended to measure the highest window edge temperature. If a particular application causes another point on the window
edge to result in a larger delta temperature, that point should be used.
(10) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in
Figure 8 . The window test point TP2 shown in Figure 8 is intended to result in the worst case delta temperature. If a particular
application causes another point on the window edge to result in a larger delta temperature, that point should be used
(11) Contact a TI representative for further information regarding nominal versus maximum values.
(12) Dew points beyond the specified long-term dew point are for short-term conditions only, where short-term is defined as less than 60
cumulative days over the usable life of the device (operating, non-operating, or storage).
Max Recommended Array Temperature –
Operational (°C)
(4)
80
70
60
50
40
30
0/100 5/95 10/90 15/85 20/80 25/75 30/70 35/65 40/60 45/55 50/50
100/0
95/5
90/10
85/15
80/20
75/25
70/30
65/35
Micromirror Landed Duty Cycle
60/40
55/45
D001
Figure 1. Maximum Recommended Array Temperature Derating Curve
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
9
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
6.5 Thermal Information
DLP4501
THERMAL METRIC
(1)
FQG Package
MIN
Thermal resistance
(1)
TYP
Active area to test point 1 (TP1)
UNIT
MAX
2.00
°C/W
The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of
maintaining the package within the temperature range specified in the Recommended Operating Conditions . The total heat load on
the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by
the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy
falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the
device.
6.6 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
(1)
TEST CONDITIONS
VOH
High-level output voltage
VCC= 2.50 V
IOH= -21 mA
VOL
High-level output voltage
VCC= 2.50 V
IOH= 15 mA
IIL
Low -level input current
(3)
IIH
High -level input current
(3)
VREF= 2.00 V
VI= 0.00 V
(2)
MIN
TYP
MAX
1.70
UNIT
V
0.40
-50
V
nA
VREF= 2.00 V
VI= VREF
50
nA
2.75
mA
SUPPLY CURRENT
IREF
Supply current: VVREF
VREF = 2.00 V
fDCLK= 120 MHz
IREF
Supply current: VVREF
VREF = 1.80 V
fDCLK= 120 MHz
ICC
Supply current: VVCC
VCC = 2.75 V
fDCLK= 120 MHz
ICC
Supply current: VVCC
VCC = 2.5 V
fDCLK= 120 MHz
IOFFSET
Supply current: VVOFFSET
(4) (5)
VOFFSET = 8.75 V
IOFFSET
Supply current: VVOFFSET
(4) (5)
VOFFSET = 8.5 V
IBIAS
Supply current: VBIAS
(4) (6) (5)
(4) (6) (5)
Supply current: VVBIAS
IRESET
Supply current: VRESET
(5)
VRESET = –10.5 V
IRESET
Supply current: VRESET
(5)
VRESET = –10.0 V
10
mA
160
125
3.3
2.55
mA
mA
3.1
2.45
mA
mA
3.55
VBIAS = 16.0 V
mA
mA
3
VBIAS = 16.5 V
IBIAS
(1)
(2)
(3)
(4)
(5)
(6)
2.15
mA
mA
Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.
All voltage values are with respect to the ground pins (VSS).
Applies to LVCMOS pins only. LVCMOS pins do not have pull-up or pull-down configurations.
To prevent excess current, the supply voltage delta |VBIAS – VOFFSET| must be less than specified limit.
Supply power dissipation based on 3 global resets in 200 µs.
When DRC_OEZ = High, the internal Reset Drivers are Tri-Stated and IBIAS standby current is 6.5mA
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted) (1)
PARAMETER
POWER
TEST CONDITIONS
(2)
MIN
TYP
MAX
UNIT
5.5
mW
(7)
PREF
Supply power dissipation: VVREF
VREF = 2.00 V
PREF
Supply power dissipation: VVREF
VREF = 1.80 V
PCC
Supply power dissipation: VVCC
VCC= 2.75 V
PCC
Supply power dissipation: VVCC
VCC= 2.5 V
POFFSET
Supply power dissipation: VVOFFSET
VOFFSET = 8.75 V
POFFSET
Supply power dissipation: VVOFFSET
VOFFSET= 8.5 V
PBIAS
Supply power dissipation: VVBIAS
(5)
PBIAS
Supply power dissipation: VVBIAS
(5)
PRESET
Supply power dissipation: VVRESET
(5)
VRESET = –10.5 V
Supply power dissipation: VVRESET
(5)
VRESET = –10.0 V
PRESET
VBIAS = 16.5 V
VBIAS = 16.0 V
3.87
mW
440
312.5
mW
mW
28.9
25.5
mW
mW
58.6
40.8
mW
mW
32.6
24.5
mW
mW
CAPACITANCE
CIN
Input capacitance
ƒ = 1 MHz
10
pF
COUT
Output capacitance
ƒ = 1 MHz
10
pF
(7)
The following power supplies are all required to operate the DMD: VSS, VCC, VREF, VOFFSET, VBIAS, VRESET.
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
11
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
6.7 Timing Requirements
Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.
MIN
(1) (2)
tsu
Setup time
DATA before DCLK↑ or DCLK↓
th
Hold time
DATA after DCLK↑ or DCLK↓
tsu
Setup time
SCTRL before DCLK↑ or DCLK↓
th
Hold time
SCTRL after DCLK↑ or DCLK↓
tsu
Setup time
TRC before DCLK↑ or DCLK↓
th
Hold time
TRC after DCLK↑ or DCLK↓
tsu
Setup time
LOADB low before DCLK↑
(2)
(1) (2)
(2)
(1) (2)
NOM
MAX
UNIT
30.7
ns
0.7
ns
0.7
ns
0.7
ns
0.7
ns
(2)
0.7
ns
(1) (2)
0.7
ns
0.7
ns
1.0
ns
1.0
ns
1.0
ns
1.0
ns
1.0
ns
(2)
th
Hold time
LOADB low after DCLK↓
tsu
Setup time
SAC_BUS before SAC_CLK↑
th4
Hold time
SAC_BUS after SAC_CLK↑
(1) (2)
(2)
tsu
Setup time
DRC_BUS before SAC_CLK↑
th
Hold time
DRC_BUS after SAC_CLK↑
(1) (2)
(2)
Setup time
th
Hold time
DRC_STROBE high after DCLK↑
tc
Cycle time
DCLK
8.33
10.0
12.5
ns
tc
Cycle time
SAC_CLK
12.5
13.33
14.3
ns
tw
Pulse duration
50% to 50% reference points: DCLK
high or low
3.33
ns
tw
Pulse duration
50% to 50% reference points:
SAC_CLK high or low
5.0
ns
tw(L)
Pulse duration
50% to 50% reference points: LOADB
low
4.73
ns
tw(H)
Pulse duration
50% to 50% reference points:
DRC_STROBE high
7.0
ns
tR
Rise time
20% to 80% reference points
tF
(1)
(2)
(3)
(4)
(5)
12
DRC_STROBE high before DCLK↑
(1)
tsu
(2)
(2)
1.0
(3) (4)
ns
1.08
(3) (4)
Fall time
80% to 20% reference points
1.08
Slew rate
Fast input
(5)
1.0
Slew rate
Slow input
(5)
0.5
ns
ns
V/ns
1.0
V/ns
↑ = transition from low to high level. ↓ = transition from high to low level.
Assumes fast input slew rate > 1.0 V/ns. For slower slew rate (0.5 V/ns < slew rate > 1.0 V/ns) the setup and hold times we be longer.
150 picoseconds should be added on setup and hold for every 0.10 V/ns decrease in slew rate (from 1.0 V/ns). The numbers are
assuming all the slew rates for all the inputs and the clock are the same.
Rise time and Fall time specifications apply to terminals DCLK, DATA, SCTRL, TRC, LOADB, SAC_CLK.
Assumes VREF = 1.8 V
Fast/ slow slew rates affect setup and hold times. See (2) .
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
tC
SAC_CLK
50%
50%
50%
tW
tW
50%
50%
50%
50%
tH
tSU
SAC_BUS
50%
50%
tSU
DRC_BUS
tH
50%
50%
tH
tSU
DRC_STROBE
50%
50%
tW(H)
VREF
80%
NOT TO SCALE
SAC_CLK
20%
VSS
tR
tF
Figure 2. Timing Requirements 1
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
13
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
tW
DCLK
tW
50%
tC
50%
50%
50%
50%
tH
tH
tSU
tSU
DATA
50%
50%
50%
50%
SCTRL
50%
50%
50%
50%
TRC
50%
50%
50%
50%
tSU
LOADB
tH
50%
50%
tW(L)
tH
NOT TO SCALE
tSU
DRC_STROBE
50%
50%
tW(H)
VREF
80%
DCLK, DATA, SCTRL, TRC, LOADB
20%
VSS
tR
tF
Figure 3. Timing Requirements 2
14
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
Data Sheet Timing Reference Point
Device Pin
Output Under Test
Tester Channel
CL
A.
See Timing for more information.
Figure 4. Test Load Circuit for AC Timing Measurement
6.8 System Mounting Interface Loads
PARAMETER
MIN
NOM
MAX
UNIT
Maximum system mounting interface load to be applied to the:
•
Thermal Interface area (see Figure 5)
79
N
•
Electrical Interface area uniformly distributed over each of the areas (Area #1 and
Area #2) (see Figure 5)
55
N
•
Wire Bond Cover Interface Area (see Figure 5)
60
N
Wire Bond Cover Interface Area
(allowed contact area)
Datum ‘A’
(3 areas)
Datum ‘E’
(1 area)
Do not contact cover in these areas
Do not contact cover on any sides
Thermal Interface Area
Electrical Interface Area 1
Electrical Interface Area 2
Figure 5. System Interface Loads
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
15
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
6.9 Micromirror Array Physical Characteristics
PARAMETER
VALUE
(1)
Number of active rows
D
Micromirror (pixel) dimension
P
Micromirror (pixel) pitch
1140
micromirrors
912
micromirrors
7.637
(1)
µm
10.8
Micromirror active array height
(1)
6.1614
mm
Micromirror active array width
(1)
9.855
mm
10
micromirrors/side
Pond of micromirror
(POM)
Micromirror active border
(1)
UNIT
(1)
Number of active columns
See Figure 6 and Figure 7 .
Row 0
Row 1
Row 910
Row 911
Pond of Micromirrors (POM) and other details omitted for clarity. Not to scale.
Column
Column
Column
Column
0
1
2
3
Column
Column
Column
Column
1136
1137
1138
1139
Incident
Illumination
Light Path
DMD Active Array
Height
1140 × 912 Micromirrors
D
Width
P
D
P
Figure 6. Micromirror Array Physical Characteristics
1.
16
Refer to Micromirror Array Physical Characteristics for D and P specifications
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
6.10 Micromirror Array Optical Characteristics
PARAMETER
Micromirror tilt angle
TEST CONDITIONS
(1)
DMD landed state
Orientation of the micromirror axis-of-rotation
Micromirror crossover time
(2) (3)
Micromirror switching time
(2)
Micromirror array optical efficiency (420nm - 680nm)
(1)
(2)
(3)
(4)
(4)
MIN
NOM
MAX
11
12
13
UNIT
°
89
90
91
°
5
µs
16
µs
66%
Mirror Tilt: Limits on variability of mirror tilt are critical in the design of the accompanying optical system. Variations in tilt angle within a
device may result in apparent non-uniformities, such as line pairing and image mottling, across the projected image. Variations in the
average tilt angle between devices may result in colorimetry, brightness, and system contrast variations. The specified limits represent
the tolerances of the tilt angles within a device.
Micromirror crossover time is primarily a function of the natural response time of the micromirrors.
Performance as measured at the start of life.
DMD Efficiency : Efficiency numbers assume 24-degree illumination angle, F/2.4 illumination and collection cones, uniform source
spectrum, and uniform pupil illumination. Efficiency numbers assume 100% electronic mirror duty cycle and do not include optical overfill
loss. The efficiency is a photopically-weighted number corresponding to 12 degree tilt angle. Note that this number is specified under
conditions described above and deviations from the specified conditions could result in decreased efficiency.
Pond of Micromirrors (POM) and other details omitted for clarity. Not to scale.
(0, 911)
(0 ,0)
Incident
Illumination
Light Path
On-State
Tilt Direction
(1139, 911)
Off-State
Tilt Direction
(1139, 0)
Figure 7. Array Coordinates and Micromirror Tilt Axis Orientation
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
17
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
6.11 Window Characteristics
PARAMETER
(1)
MIN
Window material designation
Window refractive index
Window aperture
at wavelength 546.1 nm
(3)
Window Transmittance, singlepass through both surfaces and
glass (4)
Minimum within the wavelength range 420 to
680 nm. Applies to all angles 0° to 30° AOI.
97%
Window Transmittance, singlepass through both surfaces and
glass (4)
Average over the wavelength range 420 to
680 nm. Applies to all angles 30° to 45° AOI.
97%
(1)
(2)
(3)
(4)
MAX
UNIT
1.5119
(2)
Illumination overfill
NOM
Corning Eagle XG
See
(2)
See
(3)
See Window Characteristics and Optics for more information.
See the package mechanical characteristics for details regarding the size and location of the window aperture.
The active area of the .45 WXGA device is surrounded by an aperture on the inside of the DMD window surface that masks structures
of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating
the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The
illumination optical system should be designed to limit light flux incident outside the active array to less than 10% of the average flux
level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on
the outside of the active array may cause system performance degradation.
Single-pass through both surfaces and glass
6.12 Chipset Component Usage Specification
The DLP4501 DMD is a component of one or more DLP chipsets. Reliable function and operation of the
DLP4501 DMD requires that it be used in conjunction with the other components of the applicable DLP
chipset, including those components that contain or implement TI DMD control technology. TI DMD control
technology is the TI technology and devices for operating or controlling a DLP DMD.
NOTE
TI assumes no responsibility for image quality artifacts or DMD failures caused by optical
system operating conditions exceeding limits described previously.
18
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
7 Detailed Description
7.1 Overview
The DLP4501 is a 0.45 inch diagonal spatial light modulator of aluminum micromirrors. Pixel array size is 1140
columns by 912 rows in a diagonal pixel arrangement.
DLP4501 is part of the chipset comprising of the DLP4501 DMD and DLPC6401 display controller. To ensure
reliable operation, DLP4501 DMD must always be used with DLPC6401 display controller.
SCTRL
TRC
LOADB
DCLK
DATA
VSS
VREF
VCC
VOFFSET
Not to Scale.
VBIAS
VRESET
7.2 Functional Block Diagram
Details Omitted for Clarity.
Channel A
Interface
Column Read & Write
Control
Bit Lines
Control
(0,0)
Voltage
Generators
Voltages
Word Lines
Micromirror Array
Row
Bit Lines
(1139, 911)
Control
Column Read & Write
Control
RESERVED
SAC_CLK
SAC_BUS
DRC_BUS
DRC_OEZ
DRC_STROBE
VSS
VREF
VCC
VOFFSET
VBIAS
VRESET
Channel B
Interface
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
19
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
7.3 Feature Description
7.3.1 Timing
The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its
transmission line effects must be taken into account. Figure 4 shows an equivalent test load circuit for the output
under test. Timing reference loads are not intended as a precise representation of any particular system
environment or depiction of the actual load presented by a production test. System designers should use IBIS or
other simulation tools to correlate the timing reference load to a system environment. The load capacitance value
stated is only for characterization and measurement of AC timing signals. This load capacitance value does not
indicate the maximum load the device is capable of driving.
7.4 Device Functional Modes
DMD functional modes are controlled by the DLPC6401 display controller. See the DLPC6401 display controller
data sheet or contact a TI applications engineer.
7.5 Window Characteristics and Optics
NOTE
TI assumes no responsibility for image quality artifacts or DMD failures caused by optical
system operating conditions exceeding limits described previously.
7.5.1 Optical Interface and System Image Quality
TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment
optical performance involves making trade-offs between numerous component and system design parameters.
Optimizing system optical performance and image quality strongly relate to optical system design parameter
trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical
performance is contingent on compliance to the optical system operating conditions described in the following
sections:
7.5.1.1 Numerical Aperture and Stray Light Control
The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area
should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate
apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the
projection lens. The mirror tilt angle defines DMD capability to separate the ON optical path from any other light
path, including undesirable flat–state specular reflections from the DMD window, DMD border structures, or other
system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt
angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination
numerical aperture angle, objectionable artifacts in the display’s border and/or active area could occur.
7.5.1.2 Pupil Match
TI’s optical and image quality specifications assume that the exit pupil of the illumination optics is nominally
centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable
artifacts in the display’s border and/or active area, which may require additional system apertures to control,
especially if the numerical aperture of the system exceeds the pixel tilt angle.
7.5.1.3 Illumination Overfill
The active area of the device is surrounded by an aperture on the inside DMD window surface that masks
structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating
conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window
aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system
should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately
10% of the average flux level in the active area. Depending on the particular system’s optical architecture, overfill
light may have to be further reduced below the suggested 10% level in order to be acceptable.
20
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
7.6 Micromirror Array Temperature Calculation
Figure 8. DMD Thermal Test Points
Active Array Temperature cannot be measured directly. Therefore it must be computed analytically from
measurement points on the outside of the Series 311 package, the package thermal resistance, the electrical
power, and the illumination heat load. The relationship between array temperature and the reference
ceramic temperature is provided by the following equations:
TARRAY = TCERAMIC + (QARRAY × RARRAY–TO–CERAMIC)
QARRAY = QELECTRICAL + QILLUMINATION
QILLUMINATION = (CL2W × SL)
where
•
•
•
•
•
•
•
TARRAY = Computed DMD array temperature (°C)
TCERAMIC = Measured ceramic temperature (°C), TP1 location in Figure 8
RARRAY–TO–CERAMIC = DMD package thermal resistance from array to outside ceramic (°C/W) specified in
Thermal Information
QARRAY = Total DMD power; electrical, specified in Electrical Characteristics , plus absorbed (calculated) (W)
QELECTRICAL = Nominal DMD electrical power dissipation (W)
CL2W = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below
SL = Measured ANSI screen lumens (lm)
The Electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating
frequencies. Refer to the specifications in Electrical Characteristics . A nominal electrical power dissipation to use
when calculating array temperature is 0.25 Watts. The absorbed optical power from the illumination source is
variable and depends on the operating state of the micromirrors and the intensity of the light source. Equations
shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from
DMD to the screen of 87%.
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
21
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
Micromirror Array Temperature Calculation (continued)
The conversion constant CL2W is based on the DMD micromirror array characteristics. It assumes a spectral
efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and
16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00293
W/lm.
Sample Calculation for typical projection application:
TCERAMIC = 55°C, assumed system measurement; see Recommended Operating Conditions for specification
limits
SL = 1000 lm
QELECTRICAL = 0.25 W
CL2W = 0.00293 W/lm
QARRAY = 0.025 + (0.00293 × 1000) = 3.18 W
TARRAY = 55°C + (3.18 W × 2.0 °C/W) = 61.4 °C
7.7 Micromirror Landed-On/Landed-Off Duty Cycle
7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle
The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a
percentage) that an individual micromirror is landed in the On state versus the amount of time the same
micromirror is landed in the Off state.
As an example, a landed duty cycle of 75/25 indicates that the referenced pixel is in the On state 75% of the time
(and in the Off state 25% of the time), whereas 25/75 would indicate that the pixel is in the On state 25% of the
time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.
Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other
state (OFF or ON) is considered negligible and is thus ignored.
Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages)
always add to 100.
7.7.2 Landed Duty Cycle and Useful Life of the DMD
Knowing the long-term average landed duty cycle (of the end product or application) is important because
subjecting all (or a portion) of the DMD’s micromirror array (also called the active array) to an asymmetric landed
duty cycle for a prolonged period of time can reduce the DMD’s usable life.
Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed
duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed
duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly
asymmetrical.
7.7.3 Landed Duty Cycle and Operational DMD Temperature
Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD’s usable life, and this
interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD’s
usable life. This is quantified in the de-rating curve shown in Figure 1. The importance of this curve is that:
• All points along this curve represent the same usable life.
• All points above this curve represent lower usable life (and the further away from the curve, the lower the
usable life).
• All points below this curve represent higher usable life (and the further away from the curve, the higher the
usable life).
In practice, this curve specifies the Maximum Operating DMD Temperature that the DMD should be operated at
for a give long-term average Landed Duty Cycle.
22
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
Micromirror Landed-On/Landed-Off Duty Cycle (continued)
7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application
During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being
displayed by that pixel.
For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel
will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the
pixel will experience a 0/100 Landed Duty Cycle.
Between the two extremes (ignoring for the moment color and any image processing that may be applied to an
incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in Table 1.
Table 1. Grayscale Value and
Landed Duty Cycle
GRAYSCALE
VALUE
NOMINAL
LANDED DUTY
CYCLE
0%
0/100
10%
10/90
20%
20/80
30%
30/70
40%
40/60
50%
50/50
60%
60/40
70%
70/30
80%
80/20
90%
90/10
100%
100/0
Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from
0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color
cycle time for each primary color, where “color cycle time” is the total percentage of the frame time that a given
primary must be displayed in order to achieve the desired white point.
During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:
Landed Duty Cycle = (Red_Cycle_% × Red_Scale_Value) + (Green_Cycle_% × Green_Scale_Value) + (Blue_Cycle_% ×
Blue_Scale_Value)
where
•
Red_Cycle_%, Green_Cycle_%, and Blue_Cycle_%, represent the percentage of the frame time that Red, Green,
and Blue are displayed (respectively) to achieve the desired white point.
(1)
For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in
order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green,
blue color intensities would be as shown in Table 2.
Table 2. Example Landed Duty Cycle for Full-Color
Pixels
RED CYCLE
PERCENTAGE
GREEN CYCLE
PERCENTAGE
BLUE CYCLE
PERCENTAGE
50%
20%
30%
RED SCALE
VALUE
GREEN SCALE
VALUE
BLUE SCALE
VALUE
NOMINAL
LANDED DUTY
CYCLE
0%
0%
0%
0/100
100%
0%
0%
50/50
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
23
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
BLUE SCALE
VALUE
NOMINAL
LANDED DUTY
CYCLE
100%
0%
20/80
0%
100%
30/70
12%
0%
0%
6/94
0%
35%
0%
7/93
0%
0%
60%
18/82
100%
100%
0%
70/30
RED SCALE
VALUE
GREEN SCALE
VALUE
0%
0%
0%
100%
100%
50/50
100%
0%
100%
80/20
12%
35%
0%
13/87
0%
35%
60%
25/75
12%
0%
60%
24/76
100%
100%
100%
100/0
The last factor to account for in estimating the Landed Duty Cycle is any applied image processing. Within the
DLPC6401 display controller, the two functions which affect Landed Duty Cycle are Gamma and IntelliBright™.
Gamma is a power function of the form Output_Level = A × Input_LevelGamma, where A is a scaling factor that is
typically set to 1.
In the DLPC6401 display controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A
typical gamma factor is 2.2, which transforms the incoming data as shown in Figure 9.
100
90
Output Level (%)
80
Gamma = 2.2
70
60
50
40
30
20
10
0
0
10
20
30
40
50
60
Input Level (%)
70
80
90
100
D002
Figure 9. Example of Gamma = 2.2
From Figure 9, if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale
value will be 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact
displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.
The IntelliBright algorithms content adaptive illumination control (CAIC) and local area brightness boost (LABB)
also apply transform functions on the gray scale level of each pixel.
But while amount of gamma applied to every pixel (of every frame) is constant (the exponent, gamma, is
constant), CAIC and LABB are both adaptive functions that can apply a different amounts of either boost or
compression to every pixel of every frame.
Consideration must also be given to any image processing which occurs before the DLPC6401 display controller.
24
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two
directions, with the primary direction being into a projection or collection optic. Each optical architecture is
derived primarily from the application of the system and the format of the data coming into the DLPC6401 display
controller. Applications of interest include accessory projectors, smart projectors, screenless display, embedded
in display devices like notebooks, laptops and hot spots.
TI supports the reliability of the DLP4501 DMD only when it is used with DLPC6401 display controller.
8.2 Typical Application
A common application for the DLP4501 chipset is the creation of a pico-projector that can be used as an
accessory to a smartphone, tablet or a laptop. The DLPC6401 display controller in the pico-projector embedded
module typically receives images/video from a host processor within the product. DLPC6401 display controller
then drives the DLP4501 DMD synchronized with the R, G, B LEDs in the optical engine to display the
image/video as output of the optical engine.
VGA
SVideo
Analog
Front End
HDMI
HDMI
Receiver
2
I C
Parallel
Flash
EPROM
2
Display Port
USB
WiFi Display
DC Supply
Display Port
Receiver
I C
30-Bit parallel
2
©
DDR
24
Port2
DLP4501
.45 WXGA DMD
(23 mm x 23 mm)
1 Watt
2
I C
LED
Regulator
3.3-V, 5-V, 1.2-V, 1.9-V, 8.5-V, ±10-V, or 16-V
Included in DLP
DLPC6401
I C (RGB, HS, VS, clock)
LVDS (FPD link compatible)
Multimedia
Front End
Port1
IR
GPIO
USB RS-232
Discrete LED
Driver
Chipset
Figure 10. Typical Application Diagram
8.2.1 Design Requirements
A pico-projector is created by using a DLP chip set comprised of a DLP4501 DMD and a DLPC6401 display
controller. DLPC6401 display controller controls the digital image processing and DLP4501 DMD is the display
device for producing the projected image.
In addition to the two DLP chips in the chip set, other chips may be needed. Typically a Flash part is needed to
store the software and firmware. Also a discrete LED driver solution is required to provide the LED driver
functionality for LED illumination. The illumination light that is applied to the DMD is typically from red, green, and
blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED
die may be in the same package to reduce the overall size of the pico-projector. DLPC6401 display controller
provides either parallel or LVDS interface to connect the DLPC6401 display controller to the multimedia front end
for receiving images and video.
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
25
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
Typical Application (continued)
8.2.2 Detailed Design Procedure
For connecting together the DLPC6401 display controller and the DLP4501 DMD, see the reference design
schematic. Layout guidelines should be followed to achieve a reliable projector. To complete the DLP system an
optical module or light engine is required that contains the DLP4501 DMD, associated illumination sources,
optical elements, and necessary mechanical components.
8.2.3 Application Curve
As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the
brightness of the projector increases. This increase is non-linear, and the curve for typical relative output
changes with LED currents is shown in Figure 11. For the LED currents shown, it is assumed that the same
current amplitude is applied to the red, green, and blue.
SPACE
Figure 11. Relative Output vs Current
26
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
9 Power Supply Recommendations
The DLP4501 requires VBIAS, VCC, VREF, VOFFSET, and VRESET power supplies . Common ground VSS
must also be connected. DMD power-up and power-down sequencing is strictly controlled by the DLPC6401
display controller.
Previous DMDs using external reset waveform drivers have required VCC, VREF, and VOFFSET (sometimes
referred to as VCC2) power supplies. Because the DLP4501 generates its own reset waveforms, the additional
power supplies VBIAS and VRESET must also be supplied to the DMD. VBIAS, VCC, VREF, VOFFSET, and
VRESET power supplies must be coordinated during power-up and power-down operations. Common ground
VSS must also be connected.
CAUTION
For reliable operation of the DMD, the following power supply sequencing
requirements must be followed. Failure to adhere to the prescribed power-up and
power-down procedures may affect device reliability.
VCC, VREF, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated
during power-up and power-down operations. Failure to meet any of the below
requirements will result in a significant reduction in the DMD’s reliability and lifetime.
VSS must also be connected.
9.1 Power Supply Power-Up Procedure
•
•
•
•
During power-up, VCC and VREF must always start and settle before VOFFSET specified in Table 3, VBIAS,
and VRESET voltages are applied to the DMD.
During power-up, it is a strict requirement that the delta between VBIAS and VOFFSET must be within the
specified limit shown in Recommended Operating Conditions. Refer to Table 3 and the Layout Example for
power-up delay requirements.
During power-up, LVCMOS input pins shall not be driven high until after VCC and VREF have settled at
operating voltages listed in Recommended Operating Conditions
Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the
requirements specified in Absolute Maximum Ratings , in Recommended Operating Conditions and in
Figure 12.
9.2 Power Supply Power-Down Procedure
•
•
•
•
•
Power-down sequence is the reverse order of the previous power-up sequence. VCC and VREF must be
supplied until after VBIAS, VRESET, and VOFFSET are discharged to within 4 V of ground.
During power-down, it is not mandatory to stop driving VBIAS prior to VOFFSET, but it is a strict requirement
that the delta between VBIAS and VOFFSET must be within the specified limit shown in Recommended
Operating Conditions (Refer to Note 2 for Figure 12).
During power-down, LVCMOS input pins must be less than specified in Recommended Operating Conditions.
During power-down, there is no requirement for the relative timing of VRESET with respect to VOFFSET and
VBIAS.
Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the
requirements specified in Absolute Maximum Ratings, in Recommended Operating Conditions and in
Figure 12.
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
27
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
9.3 Power Supply Sequencing Requirements
Not to Scale. Details Omitted for Clarity.
VBIAS, VOFFSET, and VRESET are disabled by
DLP Controller software
Note 1
Mirror Park Sequence
DRC_OEZ
VSS
Power Off
VCC / VREF
Note 4
VSS
Note 3
VCC / VREF
VCC /
VREF
VSS
VSS
VOFFSET
VOFFSET
VOFFSET
VOFFSET < Specification
Note 2
Note 5
VSS
VSS
ûV < Specification
VBIAS
VBIAS
VBIAS
VBIAS < Specification
Note 5
VSS
VSS
VRESET < Specification
VSS
VSS
Note 5
VRESET
VRESET > Specification
VRESET
VRESET
VCC / VREF
LVCMOS
Inputs
VSS
VSS
(1)
See Absolute Maximum Ratings, Recommended Operating Conditions, and Package Pin Functions. Figure 12 is not
to scale and details have been omitted for clarity.
(2)
To prevent excess current, the supply voltage delta |VBIAS – VOFFSET| must be less than specified in
Recommended Operating Conditions. OEMs may find that the most reliable way to ensure this is to power VOFFSET
prior to VBIAS during power-up and to remove VBIAS prior to VOFFSET during power-down..
(3)
During the mirror parking process, VBIAS, VRESET, VOFFSET, VCC, VREF, and VSS power supplies are all
required to be within specifications listed in Recommended Operating Conditions. Once the mirrors are parked,
VBIAS, VRESET, and VOFFSET may be turned off. Then, VCC, VREF, and VSS power supplies may remain
enabled or be turned off.
(4)
When system power is interrupted, the DLP Controller initiates hardware power-down that disables VBIAS, VRESET
and VOFFSET after the micromirror park sequence. VBIAS, VRESET and VOFFSET are disabled after the mirror
park sequence through software control.
(5)
Refer to the DMD Power-Down Sequence Requirements table for specifications.
Figure 12. Power Supply Sequencing Requirements (Power Up and Power Down)
28
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
Table 3. Power-Up Sequence Delay Requirement
PARAMETER
VBIAS
Supply voltage level during power–down sequence
VOFFSET
Supply voltage level during power–down sequence
VRESET
Supply voltage level during power–down sequence
MIN
–4.0
MAX
V
4.0
V
0.5
V
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
UNIT
4.0
29
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
10 Layout
10.1 Layout Guidelines
There are no specific layout guidelines for the DMD as typically DMD is connected using a board to board
connector to a flex cable. Flex cable provides the interface of data and Ctrl signals between the DLPC6401
display controller and the DLP4501 DMD. For detailed layout guidelines refer to the layout design files. Some
layout guideline for the flex cable interface with DMD are:
• Minimum of 100-nF decoupling capacitor close to VBIAS. Capacitor C5 in Figure 13.
• Minimum of 100-nF decoupling capacitor close to VRST. Capacitor C4 in Figure 13.
• Minimum of 100-nF decoupling capacitor close to VOFS. Capacitor C3 in Figure 13.
• Minimum of 100-nF decoupling capacitor close to both groups of VCC pins, for a total of 200-nF for VCC.
Capacitor C1/C6 in Figure 13.
• Minimum of 100-nF decoupling capacitor close to VREF. Capacitor C2 in Figure 13.
10.2 Layout Example
Figure 13. Power Supply Connections
30
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
DLP4501
www.ti.com
DLPS149 – NOVEMBER 2018
11 Device and Documentation Support
11.1 Device Support
11.1.1 Device Nomenclature
DLP4501A
FQG
Package Type
Device Descriptor
Figure 14. Part Number Description
Device Status:
A lead alpha character of “X” implies the device has been released for restricted sales only.
When no lead alpha character (*) is present, the device has been released for unrestricted sales.
11.1.2 Device Markings
Device Marking will include the human–readable character string GHJJJJK 1191-413BF. GHJJJJK is the lot trace
code. 1191-413BF is the device part number.
Two Dimensional Matrix Code
(DMD part number and lot trace code)
GHJJJJK
1191-413BF
DMD Part Number
Lot Trace Code
Figure 15. DMD Marking
11.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 4. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
DLP4501
Click here
Click here
Click here
Click here
Click here
DLPC6401
Click here
Click here
Click here
Click here
Click here
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
31
DLP4501
DLPS149 – NOVEMBER 2018
www.ti.com
11.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.4 Trademarks
IntelliBright, E2E are trademarks of Texas Instruments.
DLP is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
32
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Product Folder Links: DLP4501
PACKAGE OPTION ADDENDUM
www.ti.com
16-Apr-2019
PACKAGING INFORMATION
Orderable Device
Status
(1)
DLP4501AFQG
ACTIVE
Package Type Package Pins Package
Drawing
Qty
CLGA
FQG
80
70
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
RoHS & Green
Call TI
N / A for Pkg Type
Op Temp (°C)
Device Marking
(4/5)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
8
5
6
7
3
4
C
NOTES UNLESS OTHERWISE SPECIFIED:
1 DIE PARALLELISM TOLERANCE APPLIES TO DMD ACTIVE ARRAY ONLY.
DWG NO.
COPYRIGHT 2012 TEXAS INSTRUMENTS
UN-PUBLISHED, ALL RIGHTS RESERVED. REV
A
B
C
2 ROTATION ANGLE OF DMD ACTIVE ARRAY IS A REFINEMENT OF THE LOCATION
TOLERANCE AND HAS A MAXIMUM ALLOWED VALUE OF 0.6 DEGREES.
2512084
SH
1
1
REVISIONS
DESCRIPTION
ECO 2121536: INITIAL RELEASE
ECO 2125510: RELAX BOND WIRE COVER HEIGHT TOL
ECO 2125965: TIGHTEN DIE HEIGHT TOL, WAS +/-0.080
DATE
1/9/2012
6/20/2012
7/11/2012
BY
BMH
BMH
BMH
3 BOUNDARY MIRRORS SURROUNDING THE DMD ACTIVE ARRAY.
D
4 NOTCH DIMENSIONS ARE DEFINED BY UPPERMOST LAYERS OF CERAMIC,
AS SHOWN IN SECTION A-A.
D
5 WHILE ONLY THE THREE DATUM A TARGET AREAS A1, A2, AND A3 ARE USED
FOR MEASUREMENT, ALL 4 CORNERS SHOULD BE CONTACTED, INCLUDING E1,
WHEN MOUNTING IN SYSTEM.
4
R0.200 0.050
2X 0.100 MAX
GATE BREAK PROTRUSION
2X 0.800 0.100 4
C
4
(ILLUMINATION
DIRECTION)
4
90° 1°
A
+0.200
5.500 - 0.100
+0.300
11.000 0.100
B
0.400 MIN TYP.
4
(1.000)
19.300 0.100
+0.300
21.300 0.100
(3.000) 4
0.953±0.079
B
WINDOW APERTURE
D
BOND WIRE COVER
WINDOW
0.650 0.050
0 MIN TYP.
1
4
SECTION A-A
NOTCH OFFSETS

1.620 0.160
0.042 A
0.020 D
E
(SHEET 3)
A
UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN MILLIMETERS
TOLERANCES:
THIRD ANGLE
PROJECTION
NONE
0314DA
NEXT ASSY
USED ON
8
7
5
4
DRAWN
3 SURFACES INDICATED
IN VIEW B (SHEET 2)
ENGINEER
1/9/2012
B. HASKETT
QA/CE
C. BEARD
Dallas Texas
TITLE
ICD, MECHANICAL, DMD,
.45 WXGA-800 DDR SERIES 311
1/12/2012
F. ARMSTRONG 1/13/2012
J. HALL
1/9/2012
SIZE
APPROVED
1/10/2012
SCALE
2
A
TEXAS
INSTRUMENTS
CM
M. DORAK
3
DATE
1/9/2012
2 PLACE DECIMALS 0.25
1 PLACE DECIMALS 0.50
DIMENSIONAL LIMITS APPLY BEFORE PROCESSES
INTERPRET DIMENSIONS IN ACCORDANCE WITH ASME
Y14.5M-1994
REMOVE ALL BURRS AND SHARP EDGES
PARENTHETICAL INFORMATION FOR REFERENCE ONLY
 0.060
B. HASKETT
ANGLES 1
APPLICATION
6
A
(1.733)
1.600 0.100
0.780 0.063
ACTIVE ARRAY
E
(SHEET 3)
INV11-2006a
+0.200
2X 4.000 0.100 4
A
4 1.000 +0.200
- 0.100
(1.600)
C
2X R0.400 0.100
4
2X 3.000 0.075 4
R0.600 0.100
REV
DWG NO
D
C
2512084
15:1
SHEET
1
1
OF
3
8
2X 0.812
D
6
7
5
4
3
DWG NO.
2512084
SH
1
2
4X (1.000)
2X 19.300
A2
A3
D
4X 2.250
1.500
1.500
C
B
4X (3.250)
C
5
C
E1
VIEW B
DATUMS A, B, C, AND E
A1
SCALE 15 : 1
(FROM SHEET 1)
18.800 0.100
 0.300 A B C
1.038
5.300
B
B
10.600 0.100
 0.300 A B C
4X (R0.7)
VIEW C
BOND WIRE COVER X/Y DIMENSIONS
A
A
SCALE 15 : 1
(FROM SHEET 1)
TEXAS
INSTRUMENTS
Dallas Texas
INV11-2006a
8
7
6
5
4
3
DRAWN
B. HASKETT
DATE
1/9/2012
SIZE
D
SCALE
2
DWG NO
REV
2512084
SHEET
1
2
OF
C
3
8
(0.188)
5
6
7
(9.855)
ACTIVE ARRAY
5.588 0.075
3
4
DWG NO.
2512084
SH
1
3
4X (0.108) 3
1.240 0.050
0.260 0.089
D
D
2
3.081 0.075
(8.640)
WINDOW
6.421 0.089
(6.1614)
ACTIVE ARRAY
7.400 0.050
(6.681)
APERTURE
1.500
1.500
F
B
C
C
0.376 0.089
C
10.074 0.089
(10.450)
APERTURE
CL
2.151 0.050
80X LGA PADS
CL
8.96 0.25
11.850 0.050
0.6000.060 X 0.6000.060
3 0.25

(18X TEST PADS)
(14.001)
WINDOW
0.200 A B C
0.100 A
VIEW D
WINDOW AND ACTIVE ARRAY
(FROM SHEET 1)
K
J
APERTURE DIMENSIONS TO CENTER
LINE OF ZIGZAG PATTERN
G
B
F
7 0.25
(42°) TYP.
C
H
3.5 0.25
CL
1.500
B
E
D
1.500
C
B
(42°) TYP.
9 x 0.742 = 6.678
10X 3.339
B
A
(0.150) TYP.
(0.068) TYP.
22
21
CL
20
19
(18)
(5)
(0.742)
2.671
DETAIL F
APERTURE SHORT EDGES
4
3
2
1
(0.742)
BACK INDEX MARK
SYMBOLIZATION PAD
3 x 0.742 = 2.226
16.027
3 x 0.742 = 2.226
SCALE 50 : 1
A
A
VIEW E-E
BACK SIDE METALLIZATION
(FROM SHEET 1)
TEXAS
INSTRUMENTS
Dallas Texas
INV11-2006a
8
7
6
5
4
3
DRAWN
B. HASKETT
DATE
1/9/2012
SIZE
D
SCALE
2
DWG NO
REV
2512084
SHEET
1
3
OF
C
3
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertising