Texas Instruments | ADS831: SpeedPlus? 8-Bit, 80MHz Sampling Analog-To-Digital Converter (Rev. A) | Datasheet | Texas Instruments ADS831: SpeedPlus? 8-Bit, 80MHz Sampling Analog-To-Digital Converter (Rev. A) Datasheet

Texas Instruments ADS831: SpeedPlus? 8-Bit, 80MHz Sampling Analog-To-Digital Converter (Rev. A) Datasheet
ADS831
AD
S83
1
¤
SBAS087A – MAY 2001
8-Bit, 80MHz Sampling
ANALOG-TO-DIGITAL CONVERTER
TM
FEATURES
DESCRIPTION
● HIGH SNR: 49dB
● INTERNAL OR EXTERNAL REFERENCE
OPTION
● SINGLE-ENDED OR
DIFFERENTIAL ANALOG INPUT
● PROGRAMMABLE INPUT RANGE:
1Vp-p /2Vp-p
● LOW POWER: 275mW
● LOW DNL: 0.35LSB
● SINGLE +5V SUPPLY OPERATION
● SSOP-20 PACKAGE
The ADS831 is a pipeline, CMOS Analog-to-Digital (A/D) converter that operates from a single +5V power supply. This converter provides excellent performance with a single-ended input
and can be operated with a differential input
for added spurious performance. This high performance converter
includes
an
8-bit
quantizer,
high
bandwidth
track/hold, and a high accuracy internal reference. It also allows for
the user to disable the internal reference and utilize external
references. This external reference option provides excellent gain
and offset matching when used in multi-channel applications or in
applications where DC full scale range adjustment is required.
The ADS831 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin
needed for medical imaging, communications, video, and test
instrumentation.
APPLICATIONS
●
●
●
●
●
MEDICAL IMAGING
VIDEO DIGITIZING
COMPUTER SCANNERS
COMMUNICATIONS
DISK-DRIVE CONTROL
The ADS831 is specified at a maximum sampling frequency of
80MHz and a single-ended input range of 1.5V to 3.5V. The
ADS831 is available in an SSOP-20 package and is pin-for-pin
compatible with the 8-bit, 60MHz ADS830.
CLK
+VS
VDRV
ADS831
Timing
Circuitry
VIN
IN
T/H
IN
(Opt)
8-Bit
Pipelined
A/D Core
Error
Correction
Logic
3-State
Outputs
D0
•
•
•
D7
Internal
Reference
Optional External
Reference
Int/Ext
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright © 1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
www.ti.com
ABSOLUTE MAXIMUM RATINGS
ELECTROSTATIC
DISCHARGE SENSITIVITY
+VS ....................................................................................................... +6V
Analog Input ............................................................. –0.3V to (+VS + 0.3V)
Logic Input ............................................................... –0.3V to (+VS + 0.3V)
Case Temperature ......................................................................... +100°C
Junction Temperature .................................................................... +150°C
Storage Temperature ..................................................................... +150°C
This integrated circuit can be damaged by ESD. Texas Instruments
recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and
installation procedures can cause damage.
ESD damage can range from subtle performance degradation to
complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could
cause the device not to meet its published specifications.
DEMO BOARD ORDERING INFORMATION
PRODUCT
DEMO BOARD
ADS831
DEM-ADS831E
PACKAGE/ORDERING INFORMATION
PRODUCT
PACKAGE
PACKAGE
DRAWING
NUMBER(1)
ADS831E
"
SSOP-20 (QSOP)
"
349
"
SPECIFIED
TEMPERATURE
RANGE
PACKAGE
MARKING
ORDERING
NUMBER
TRANSPORT
MEDIA
–40°C to +85°C
"
ADS831E
"
ADS831E
ADS831E/1K
Rails
Tape and Reel
NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces
of “ADS831E/1K” will get a single 1000-piece Tape and Reel.
ELECTRICAL CHARACTERISTICS
At TA = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 80MHz, and external reference, unless otherwise noted.
ADS831E
PARAMETER
CONDITIONS
MIN
RESOLUTION
SPECIFIED TEMPERATURE RANGE
ANALOG INPUT
Standard Single-Ended Input Range
Optional Single-Ended Input Range
Common-Mode Voltage
Optional Differential Input Range
Analog Input Bias Current
Input Impedance
Track-Mode Input Bandwidth
Ambient Air
2Vp-p
1Vp-p
1.5
2
2Vp-p
2
2
MAX
Bits
°C
3.5
3
3
1
1.25 || 5
300
–3dBFS
10k
±0.25
±0.35
Guaranteed
±0.5
V
V
V
V
µA
MΩ || pF
MHz
80M
Samples/s
Clk Cyc
±1.0
LSB
LSB
±2.0
LSBs
4
50
UNITS
–40 to +85
2.5
CONVERSION CHARACTERISTICS
Sample Rate
Data Latency
DYNAMIC CHARACTERISTICS
Differential Linearity Error (largest code error)
f = 1MHz
f = 10MHz
No Missing Codes
Integral Nonlinearity Error, f = 1MHz
Spurious Free Dynamic Range(1)
f = 1MHz (–1dB input)
f = 10MHz (–1dB input)
Two-Tone Intermodulation Distortion(3)
f = 9.5MHz and 9.9MHz (–7dB each tone)
Signal-to-Noise Ratio (SNR)
f = 1MHz
f = 10MHz
Signal-to-(Noise + Distortion) (SINAD)
f = 1MHz
f = 10MHz
Effective Number of Bits(4), f = 1MHz
Output Noise
Aperture Delay Time
Aperture Jitter
Overvoltage Recovery Time
Full-Scale Step Acquisition Time
TYP
8 Guaranteed
67
65
dBFS(2)
dBFS
–57
dBc
49
49
dB
dB
48.5
48.5
7.8
0.2
3
1.2
2
2.5
dB
dB
Bits
LSBs rms
ns
ps rms
ns
ns
Referred to Full Scale
46
Referred to Full Scale
44
Input Tied to Common-Mode
ADS831
SBAS087A
ELECTRICAL CHARACTERISTICS (Cont.)
At TA = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 80MHz, and external reference, unless otherwise noted.
ADS831E
PARAMETER
DIGITAL INPUTS
Logic Family
Convert Command
High Level Input Current(5) (VIN = 5V)
Low Level Input Current (VIN = 0V)
High Level Input Voltage
Low Level Input Voltage
Input Capacitance
DIGITAL OUTPUTS
Logic Family
Logic Coding
Low Output Voltage (IOL = 50µA)
Low Output Voltage, (IOL = 1.6mA)
High Output Voltage, (IOH = 50µA)
High Output Voltage, (IOH = 0.5mA)
Low Output Voltage, (IOL = 50µA)
High Output Voltage, (IOH = 50µA)
Output Capacitance
CONDITIONS
TYP
MAX
CMOS Compatible
Rising Edge of Convert Clock
Start Conversion
100
10
+3.5
+1.0
5
UNITS
µA
µA
V
V
pF
CMOS/TTL Compatible
Straight Offset Binary
VDRV = 5V
+0.1
+0.2
+4.9
+4.8
VDRV = 3V
+0.1
+2.8
5
ACCURACY (Internal Reference, 2Vp-p, Unless Otherwise Noted)
fS = 2.5MHz
Zero Error (Referred to –FS)
at 25°C
Zero Error Drift (Referred to –FS)
Gain Error(6)
at 25°C
Gain Error Drift(6)
Power Supply Rejection of Gain
∆ VS = ±5%
Internal REFT Tolerance
Deviation from Ideal 3.0V
Internal REFB Tolerance
Deviation from Ideal 2.0V
External REFT Voltage Range
External REFB Voltage Range
Reference Input Resistance
REFT to REFB
POWER SUPPLY REQUIREMENTS
Supply Voltage: +VS
Supply Current: +IS
Power Dissipation: VDRV = 5V
VDRV = 3V
VDRV = 5V
VDRV = 3V
Thermal Resistance, θJA
SSOP-20
MIN
Operating
Operating
External Reference
External Reference
Internal Reference
Internal Reference
–2.5
–2.5
REFB + 0.8
1.25
+4.75
±0.5
±53
±0.5
±75
55
±10
±10
3.0
2.0
800
+5.0
58
290
275
310
285
115
+2.5
+2.5
±100
±100
VS – 1.25
REFT – 0.8
+5.25
70
350
V
V
V
V
V
V
pF
%FS
ppm/°C
%FS
ppm/°C
dB
mV
mV
V
V
Ω
V
mA
mW
mW
mW
mW
°C/W
NOTES: (1) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (2) dBFS means dB relative to Full Scale. (3) Two-tone
intermodulation distortion is referred to the largest fundamental tone. This number will be 6dB higher if it is referred to the magnitude of the two-tone fundamental
envelope. (4) Effective number of bits (ENOB) is defined by (SINAD – 1.76) /6.02. (5) A 50kΩ pull-down resistor is inserted internally. (6) Excludes internal
reference.
ADS831
SBAS087A
3
PIN CONFIGURATION
PIN DESCRIPTIONS
Top View
SSOP
GND
1
20
VDRV
Bit 1 (MSB)
2
19
+VS
Bit 2
3
18
GND
Bit 3
4
17
IN
Bit 4
5
16
IN
Bit 5
6
15
CM
Bit 6
7
14
REFT
Bit 7
8
13
REFB
Bit 8 (LSB)
9
12
INT/EXT
CLK 10
11
RSEL
ADS831
PIN
DESIGNATOR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
GND
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Bit 8
CLK
RSEL
INT/EXT
REFB
REFT
CM
IN
IN
GND
+VS
VDRV
DESCRIPTION
Ground
Data Bit 1 (D7) (MSB)
Data Bit 2 (D6)
Data Bit 3 (D5)
Data Bit 4 (D4)
Data Bit 5 (D3)
Data Bit 6 (D2)
Data Bit 7 (D1)
Data Bit 8 (D0) (LSB)
Convert Clock
Input Range Select: HI = 2V; LO = 1V
Reference Select: HI = External; LO = Internal
Bottom Reference
Top Reference
Common-Mode Voltage Output
Complementary Input
Analog Input
Ground
+5V Supply
Output Logic Driver Supply Voltage
TIMING DIAGRAM
N+2
N+1
Analog In
N+4
N+3
N
tD
tL
tCONV
N+5
N+6
N+7
tH
Clock
4 Clock Cycles
t2
Data Out
N–4
N–3
N–2
N–1
N
Data Invalid
SYMBOL
tCONV
tL
tH
tD
t1
t2
4
N+1
N+2
N+3
t1
DESCRIPTION
MIN
Convert Clock Period
Clock Pulse Low
Clock Pulse High
Aperture Delay
Data Hold Time, CL = 0pF
New Data Delay Time, CL = 15pF max
12.5
5.8
5.8
TYP
MAX
UNITS
100µs
ns
ns
ns
ns
ns
ns
6.25
6.25
3
3.9
5.9
12
ADS831
SBAS087A
TYPICAL CHARACTERISTICS
At TA = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 80MHz, and external reference, unless otherwise noted.
SPECTRAL PERFORMANCE
SPECTRAL PERFORMANCE
0
0
fIN = 1MHz
SNR = 49dBFS
SFDR = 68dBFS
–10
–20
Magnitude (dB)
Magnitude (dB)
–20
–30
–40
–50
–60
–30
–40
–50
–60
–70
–70
–80
–80
–90
–90
0
10
20
30
0
40
10
30
Frequency (MHz)
SPECTRAL PERFORMANCE
SPECTRAL PERFORMANCE
(Single-Ended, 1Vp-p)
40
0
0
fIN = 20MHz
SNR = 49dBFS
SFDR = 66dBFS
fIN = 10MHz
SNR = 49dBFS
SFDR = 66dBFS
–10
–20
Magnitude (dB)
–20
–30
–40
–50
–60
–30
–40
–50
–60
–70
–70
–80
–80
–90
–90
0
10
20
30
40
0
10
Frequency (MHz)
20
30
40
Frequency (MHz)
TWO-TONE INTERMODULATION DISTORTION
DIFFERENTIAL LINEARITY ERROR
0
0.5
f1 = 9.5MHz at –7dBFS
f2 = 9.9MHz at –7dBFS
IMD(3) = –57dBc
–10
–20
fIN = 10MHz
0.25
–30
DLE (LSB)
Magnitude (dBFSR)
20
Frequency (MHz)
–10
Magnitude (dB)
fIN = 10MHz
SNR = 49dBFS
SFDR = 67dBFS
–10
–40
–50
0
–60
–0.25
–70
–80
–90
–0.5
0
10
20
Frequency (MHz)
ADS831
SBAS087A
30
40
0
64
128
192
256
Output Code
5
TYPICAL CHARACTERISTICS (Cont.)
At TA = full specified temperature range, single-ended input range = 1.5V to 3.5V, sampling rate = 80MHz, and external reference, unless otherwise noted.
INTEGRAL LINEARITY ERROR
DIFFERENTIAL LINEARITY ERROR
1.0
1.0
fIN = 1MHz
fIN = 20MHz
0.5
ILE (LSB)
DLE (LSB)
0.5
0.25
0
0
–0.25
–0.5
–0.5
–1.0
–1.0
0
64
128
192
0
256
64
128
192
256
Output Code
Output Code
POWER DISSIPATION vs TEMPERATURE
DYNAMIC PERFORMANCE vs INPUT FREQUENCY
350
80
VDRV = +5V
Power Dissipation (mW)
SFDR, SNR (dBFS)
SFDR
70
60
SNR
50
40
330
Internal Reference
310
External Reference
290
270
250
0.1
1
10
–50
100
–25
Input Frequency (MHz)
0
25
50
75
100
Temperature (°C)
OUTPUT NOISE HISTOGRAM (DC Input)
800k
Counts
600k
400k
200k
0
N–2
N–1
N
N+1
N+2
Output Code
6
ADS831
SBAS087A
APPLICATION INFORMATION
THEORY OF OPERATION
The ADS831 is a high-speed CMOS A/D converter which
employs a pipelined converter architecture consisting of 6
internal stages. Each stage feeds its data into the digital error
correction logic ensuring excellent differential linearity and
no missing codes at the 8-bit level. The output data becomes
valid on the rising clock edge (see Timing Diagram). The
pipeline architecture results in a data latency of 4 clock
cycles.
The analog input of the ADS831 is a differential track and
hold, as shown in Figure 1. The differential topology along
with tightly matched capacitors produce a high level of ac
performance while sampling at very high rates.
The ADS831 allows its analog inputs to be driven either
single-ended or differentially. The typical configuration for
the ADS831 is for the single-ended mode in which the input
track and hold performs a single-ended to differential conversion of the analog input signal.
Both inputs (IN, IN) require external biasing using a common-mode voltage that is typically at the mid-supply level
(+VS /2).
The following application discussion focuses on the singleended configuration. Typically, its implementation is easier
to achieve and the rated specifications for the ADS831 are
characterized using the single-ended mode of operation.
DRIVING THE ANALOG INPUT
The ADS831 achieves excellent ac performance either in the
single-ended or differential mode of operation. The selection
for the optimum interface configuration will depend on the
Op Amp
Bias
φ1
VCM
φ1
CH
φ2
CI
IN
IN
φ1
φ2
OUT
φ1
OUT
φ1
CI
φ2
CH
φ1
φ1
Input Clock (50%)
Op Amp
Bias
VCM
Internal Non-overlapping Clock
φ1
φ2
φ1
individual application requirements and system structure.
For example, communication applications often process a
band of frequencies that does not include DC, whereas in
imaging applications, the previously restored DC level must
be maintained correctly up to the A/D converter. Features on
the ADS831, such as the input range select (RSEL pin) or
the option for an external reference, provide the needed
flexibility to accommodate a wide range of applications. In
any case, the ADS831 should be configured such that the
application objectives are met while observing the headroom
requirements of the driving amplifier in order to yield the
best overall performance.
INPUT CONFIGURATIONS
AC-Coupled, Single-Supply Interface
Figure 2 shows the typical circuit for an ac-coupled analog
input configuration of the ADS831 where all components
are powered from a single +5V supply.
With the RSEL pin connected HIGH, the full scale input
range is set to 2Vp-p. In this configuration, the top and
bottom references (REFT, REFB) provide an output voltage
of +3.0V and +2.0V, respectively. Two resistors ( 2 x 1kΩ)
are used to create a common-mode voltage (VCM) of approximately +2.5V to bias the inputs of the driving amplifier. Using the OPA681 on a single +5V supply, its ideal
common-mode point is +2.5V. This coincides with the
recommended common-mode input level for the ADS831
thus, obviating the need for a coupling capacitor between the
amplifier and the converter. Even though the OPA681 has an
ac gain of +2, the dc gain is only +1 due to the blocking
capacitor at resistor RG.
The addition of a small series resistor (RS) between the
output of the op amp and the input of the ADS831 will be
beneficial in almost all interface configurations. This will
de-couple the op amp’s output from the capacitive load and
avoid gain peaking, which can result in increased noise. For
best spurious and distortion performance, the resistor value
should be kept below 75Ω. The series resistor in combination with the 47pF capacitor establishes a passive low-pass
filter limiting the bandwidth for the wideband noise thus
help improving the SNR performance.
AC-Coupled, Dual Supply Interface
The circuit provided in Figure 3 shows typical connections
for the analog input in case the selected amplifier operates
on dual supplies. This might be necessary to take full
advantage of very low distortion operational amplifiers, like
the OPA642. The advantage is that the driving amplifier can
be operated with a ground referenced bipolar signal swing.
This will keep the distortion performance at its lowest since
the signal range stays within the linear region of the op amp
and sufficient headroom to the supply rails can be maintained. By capacitively coupling the single-ended signal to
the input of the ADS831, its common-mode requirements
can easily be satisfied with two resistors connected between
the top and bottom reference.
FIGURE 1. Simplified Circuit of Input Track and Hold with
Timing Diagram.
ADS831
SBAS087A
7
1kΩ
+5V
VCM = +2.5VDC
1kΩ
+5V
0.1µF
REFB
+2.0V
RS
39Ω
VIN
REFT
+3.0V
RSEL
+VS
IN
OPA681
47pF
+VIN
0V
ADS831
RF
402Ω
–VIN
CM
IN
RG
402Ω
0.1µF
INT/EXT
0.1µF
GND
FIGURE 2. AC-Coupled Input Configuration for a 2Vp-p Full-Scale Range and a Common-Mode Voltage, VCM, at +2.5V
Derived From the Internal Top (REFT) and Bottom Reference (REFB). The OPA680 can be used in place of the
OPA681 if a voltage feedback amplifier is preferred.
+5V
1kΩ
+5V
RS
24.9Ω
VIN
REFT
+3.0V
0.1µF
RSEL
+VS
IN
OPA642
47pF
–5V
RF
402Ω
ADS831
1kΩ
CM
IN
RG
402Ω
0.1µF
REFB
+2.0V
INT/EXT
GND
FIGURE 3. AC-Coupling the Dual Supply Amplifier OPA642 to the ADS831 for a 2Vp-p Full-Scale Input Range.
For applications requiring the driving amplifier to provide a
signal amplification with a gain ≥ 5, consider using decompensated voltage feedback op amps, such as the OPA643, or
current feedback op amps OPA681 and OPA658.
DC-Coupled with Level Shift
Several applications may require that the bandwidth of the
signal path includes DC, in which case the signal has to be
DC-coupled to the A/D converter. In order to accomplish
this, the interface circuit has to provide a DC level shift to
the analog input signal. The circuit shown in Figure 4
employs a dual op amp, A1, to drive the input of the
ADS831 and level shift the signal to be compatible with
the selected input range. With the RSEL pin tied to the
supply and the INT/EXT pin to ground, the ADS831 is
configured for a 2Vp-p input range and uses the internal
references. The complementary input (IN) may be appropri8
ately biased using the +2.5V common-mode voltage available at the CM pin. One-half of the amplifier (OPA2681)
buffers the REFB pin and drives the voltage divider R1, R2.
Because of the op amp’s noise gain of +2V/V, assuming
RF = RIN , the common-mode voltage (VCM) has to be rescaled to +1.25V, resulting in the correct DC level of +2.5V
for the signal input (IN). Any DC voltage differences
between the IN and IN inputs of the ADS831 effectively
produce an offset, which can be corrected for by adjusting
the resistor values of the divider, R1 and R2. The selection
criteria for a suitable op amp should include the supply
voltage, input bias current, output voltage swing, distortion,
and noise specification. Note that in this example the overall
signal phase is inverted. To re-establish the original signal
polarity, it is always possible to interchange the IN and IN
connections.
ADS831
SBAS087A
+5V
RF
499Ω
RIN
499Ω
VIN
1/2
OPA2681
+VS
RSEL
RS
39Ω
IN
2Vp-p
47pF
ADS831
NOTE: RF = RIN, G = –1
CM (+2.5V)
IN
+5V
0.1µF
REFB
(+2.0V)
REFT
(+3.0V)
INT/EXT
50Ω
R2
301Ω
0.1µF
1/2
OPA2681
VCM = +1.25V
0.1µF
R1
499Ω
RF
1kΩ
FIGURE 4. DC-Coupled Interface Circuit with Dual Current-Feedback Amplifier OPA2681. The OPA2680 can be used in place
of the OPA2681 if a voltage feedback amplifier is preferred.
SINGLE ENDED-TO-DIFFERENTIAL CONFIGURATION
(Transformer Coupled)
If the application requires a signal conversion from a singleended source to feed the ADS831 differentially, a RF transformer might be a good solution. The selected transformer
must have a center tap in order to apply the common-mode
DC voltage necessary to bias the converter inputs.
AC grounding the center tap will generate the differential
signal swing across the secondary winding. Consider a stepup transformer to take advantage of a signal amplification
without the introduction of another noise source. Furthermore, the reduced signal swing from the source may lead to
an improved distortion performance.
The differential input configuration may provide a noticeable advantage of achieving good SFDR performance over
a wide range of input frequencies. In this mode both inputs
of the ADS831 see closely matched impedances, and the
differential signal swing is reduced to half of the swing
required for single-ended drive. Figure 5 shows the schematic for the suggested transformer coupled interface cir-
cuit. The component values of the R-C lowpass may be
optimized depending on the desired roll-off frequency. The
resistor across the secondary side (RT) should be calculated
using the equation RT = n2 x RG to match the source
impedance (RG) for good power transfer and VSWR.
REFERENCE OPERATION
Figure 6 depicts the simplified model of the internal reference circuit. The internal blocks are the bandgap voltage
reference, the drivers for the top and bottom reference, and
RSEL
ADS831
50kΩ
+VS
INT/EXT
50kΩ
Bandgap Reference and Logic
VREF
+1
RG
0.1µF 1:n
+1
22Ω
VIN
IN
47pF
400Ω
400Ω
RT
ADS831
22Ω
IN
REFT
CM
CM
REFB
RSEL INT/EXT
47pF
+5V
+
10µF
FIGURE 5. Transformer Coupled Input.
ADS831
SBAS087A
0.1µF
Bypass Capacitors: 0.1µF || 2.2µF each
FIGURE 6. Equivalent Reference Circuit with Recommended
Reference Bypassing.
9
the resistive reference ladder. The bandgap reference circuit
includes logic functions that allow to set the analog input
swing of the ADS831 to either a 1Vp-p or 2Vp-p full-scale
range simply by tying the RSEL pin to a LOW or HIGH
potential, respectively. While operating the ADS831 in the
external reference mode, the buffer amplifiers for REFT and
REFB are disconnected from the reference ladder.
As shown, the ADS831 has internal 50kΩ pull-up resistors
at the Range Select pin (RSEL) and Reference Select pin
(INT/EXT). Leaving those pins open configures the ADS831
for a 2Vp-p input range and external reference operation.
Setting the ADS831 up for internal reference mode requires
to bring the INT/EXT pin LOW.
The reference buffers can be utilized to supply up to 1mA
(sink and source) to external circuitry. To ensure proper
operation with any reference configurations, it is necessary
to provide solid bypassing at the reference pins in order to
keep the clock feedthrough to a minimum (Figure 6). All
bypassing capacitors should be located as close to their
respective pins as possible.
The common-mode voltage available at the CM pin may be
used as a bias voltage to provide the appropriate offset for
the driving circuitry. However, care must be taken not to
appreciably load this node, which is not buffered and has a
high impedance. An alternative way of generating a common-mode voltage is given in Figure 7. Here, two external
precision resistors (1% tolerance or better) are located
between the top and bottom reference pins. The commonmode voltage, CMV, will appear at the midpoint.
EXTERNAL REFERENCE OPERATION
For even more design flexibility, the internal reference can
be disabled and an external reference voltage be used. The
utilization of an external reference may be considered for
applications requiring higher accuracy, improved temperature performance, or a wide adjustment range of the
converter’s full-scale range. Especially in multichannel
applications, the use of a common external reference has the
benefit of obtaining better matching of the full-scale range
between converters.
The external references can vary as long as the value of the
external top reference REFTEXT stays within the range of
(VS – 1.25V) and (REFB + 0.8V), and the external bottom
reference REFBEXT stays within 1.25V and (REFT – 0.8V),
as shown in Figure 8.
ADS831
REFT
+3.0V
R2
1kΩ
R1
1kΩ
2.2µF
+
0.1µF
REFB
+2.0V
CMV
+2.5V
0.1µF
+
2.2µF
FIGURE 7. Alternative Circuit to Generate Common-Mode
Voltage.
The full-scale input signal range (FSR) of the ADS831 is
determined by the voltage difference across the reference
pins REFT and REFB (FSR = REFT – REFB), while the
common-mode voltage is defined by CMV = (REFT +
REFB)/2. In order to maintain good ac performance, it is
recommended that the typical common-mode voltage be
kept at +2.5V while setting the external reference voltages.
It is possible, however, to deviate from this common-mode
level without significantly impacting the performance. In
particular, DC-coupled applications may benefit from a
lower CMV as it increases the signal headroom of the
+5V
B
A - Short for 1Vp-p Input Range
B - Short for 2Vp-p Input Range (Default)
+VS
VIN
A
RSEL
INT/EXT
GND
IN
ADS831
CMV
IN
REFT
External Top Reference
REFT = REFB +0.8V to +3.75V
GND
REFB
External Bottom Reference
REFB = REFT –0.8V to +1.25V
FIGURE 8. Configuration Example for External Reference Operation.
10
ADS831
SBAS087A
driving amplifier. The internal reference ladder has a nominal impedance of 800Ω. Depending on the selected reference voltages, the required drive current will vary accordingly and the external reference circuitry should be designed
to supply the maximum required current.
DIGITAL INPUTS AND OUTPUTS
Clock Input Requirements
Clock jitter is critical to the SNR performance of high speed,
high resolution Analog to Digital Converters. It leads to
aperture jitter (tA) which adds noise to the signal being
converted. The ADS831 samples the input signal on the
rising edge of the CLK input. Therefore, this edge should
have the lowest possible jitter. The jitter noise contribution
to total SNR is given by the following equation. If this value
is near your system requirements, input clock jitter must be
reduced.
Jitter SNR = 20log
1
rms signal to rms noise
2π ƒ IN t A
Where: ƒIN is Input Signal Frequency
tA is rms Clock Jitter
Particularly in udersampling applications, special consideration should be given to clock jitter. The clock input should
be treated as an analog input in order to achieve the highest
level of performance. Any overshoot or undershoot of the
clock signal may cause degradation of the performance.
When digitizing at high sampling rates, the clock should
have a 50% duty cycle (tH = tL), along with fast rise and fall
times of 2ns or less.
Digital Outputs
The output data format of the ADS831 is in positive Straight
Offset Binary code, see Table I. This format can easily
converted into the Two’s Binary Complement code by
inverting the MSB.
SINGLE-ENDED INPUT (2Vp-p)
(IN = CMV)
+FS (IN = +3.5V)
+1/2 FS
+1LSB
Bipolar Zero (IN = 2.5V)
–1LSB
–1/2 FS
–FS (IN = +1.5V)
STRAIGHT OFFSET BINARY
(SOB)
1111
1100
1000
1000
0111
0100
0000
1111
0000
0001
0000
1111
0000
0000
Digital Output Driver (VDRV)
The ADS831 features a dedicated supply pin for the output
logic drivers, VDRV, which is not internally connected to
the other supply pins. Setting the voltage at VDRV to +5V
or +3V the ADS831 produces corresponding logic levels
and can directly interface to the selected logic family. The
output stages are designed to supply sufficient current to
drive a variety of logic families. However, it is recommended to use the ADS831 with +3V logic supply. This will
lower the power dissipation in the output stages due to the
lower output swing and reduce current glitches on the supply
line which may affect the ac performance of the converter.
In some applications, it might be advantageous to decouple
the VDRV pin with additional capacitors or a pi-filter.
GROUNDING AND DECOUPLING
Proper grounding and bypassing, short lead length, and the
use of ground planes are particularly important for high
frequency designs. Multilayer PC boards are recommended
for best performance since they offer distinct advantages
like minimizing ground impedance, separation of signal
layers by ground layers, etc. The ADS831 should be treated
as an analog component. Whenever possible, the supply pins
should be powered by the analog supply. This will ensure
the most consistent results since digital supply lines often
carry high levels of noise which otherwise would be coupled
into the converter and degrade the achievable performance.
All ground connections on the ADS831 are internally joined
together, obviating the design of split ground planes. The
ground pins (1, 18) should directly connect to an analog
ground plane which covers the PC board area around the
converter. While designing the layout, it is important to keep
the analog signal traces separated from any digital lines to
prevent noise coupling onto the analog signal path. Because
of its high sampling rate, the ADS831 generates high frequency current transients and noise (clock feedthrough) that
are fed back into the supply and reference lines. This
requires that all supply and reference pins are sufficiently
bypassed. Figure 9 shows the recommended decoupling
scheme for the ADS831. In most cases, 0.1µF ceramic chip
capacitors at each pin are adequate to keep the impedance
low over a wide frequency range. Their effectiveness largely
depends on the proximity to the individual supply pin.
Therefore, they should be located as close to the supply pins
as possible. In addition, a larger bipolar capacitor (1µF to
22µF) should be placed on the PC board in proximity of the
converter circuit.
TABLE I. Coding Table for the ADS831.
It is recommended to keep the capacitive loading on the data
lines as low as possible (≤ 15pF). Higher capacitive loading
will cause larger dynamic currents as the digital outputs are
changing. Those high current surges can feed back to the
analog portion of the ADS831 and affect the performance. If
necessary, external buffers or latches close to the converter’s
output pins may be used to minimize the capacitive loading.
They also provide the added benefit of isolating the ADS831
from any digital noise activities on the bus coupling back
high frequency noise.
ADS831
SBAS087A
ADS831
GND
1
+VS
19
GND
18
0.1µF
VDRV
20
0.1µF
10µF
+
+5V
+3/+5V
FIGURE 9. Recommended Bypassing for the Supply Pins.
11
PACKAGE OPTION ADDENDUM
www.ti.com
8-Feb-2017
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
ADS831E
ACTIVE
SSOP
DBQ
20
50
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
ADS831E
ADS831E/2K5
ACTIVE
SSOP
DBQ
20
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
ADS831E
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
8-Feb-2017
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Feb-2019
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
ADS831E/2K5
Package Package Pins
Type Drawing
SSOP
DBQ
20
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
2500
330.0
16.4
Pack Materials-Page 1
6.5
B0
(mm)
K0
(mm)
P1
(mm)
9.0
2.1
8.0
W
Pin1
(mm) Quadrant
16.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Feb-2019
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
ADS831E/2K5
SSOP
DBQ
20
2500
350.0
350.0
43.0
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising