Texas Instruments | DAC8550/51/52 EVM (Rev. A) | User Guides | Texas Instruments DAC8550/51/52 EVM (Rev. A) User guides

Texas Instruments DAC8550/51/52 EVM (Rev. A) User guides
User's Guide
SLAU172A – December 2005 – Revised September 2006
DAC8550/51/52 Evaluation Module
This user’s guide describes the characteristics, operation, and the use of the
DAC8550/51/52 Evaluation Module. It covers all pertinent areas involved to properly
use this EVM board along with the devices that it supports. The physical PCB layout,
schematic diagram, and circuit descriptions are included.
1
2
3
Contents
EVM Overview ...................................................................................... 1
PCB Design and Performance .................................................................... 4
EVM Operation .................................................................................... 10
List of Figures
1
2
3
4
5
6
7
8
9
10
11
EVM Block Diagram ................................................................................ 4
Top Silkscreen ...................................................................................... 5
Layer 1 (Top Signal Plane) ........................................................................ 5
Layer 2 (Ground Plane) ............................................................................ 6
Layer 3 (Power Plane) ............................................................................. 6
Layer 4 (Bottom Signal Plane) .................................................................... 7
Bottom Silkscreen .................................................................................. 7
Drill Drawing ......................................................................................... 8
INL and DNL Characteristic Plot .................................................................. 9
DAC8550/51 EVM Default Jumper Configuration ............................................ 11
DAC8552 EVM Default Jumper Configuration ................................................ 12
List of Tables
1
2
3
4
5
6
7
8
1
List of DAC Devices Supported by This EVM .................................................. 2
Parts List ............................................................................................. 9
Factory Default Jumper Setting ................................................................. 11
DAC Output Channel Mapping .................................................................. 12
Unity Gain Output Jumper Settings ............................................................. 13
Gain of Two Output Jumper Settings ........................................................... 13
Capacitive Load Drive Output Jumper Settings ............................................... 14
Jumper Setting Function ......................................................................... 15
EVM Overview
This section gives a general overview of the DAC8550/51/52 evaluation module (EVM) and describes
some factors that must be considered in using this module.
SPI is a trademark of Motorola, Inc..
LabVIEW is a trademark of National Instruments Corporation.
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
DAC8550/51/52 Evaluation Module
1
www.ti.com
EVM Overview
1.1
Features
This EVM features the DAC8550/51/52 digital-to-analog converter (DAC). The DAC8550/51/52EVM is a
simple evaluation module designed for quickly and easily evaluating the functionality and performance of
the high-resolution, single- or dual-channel, and serial input DAC. This EVM features a serial interface to
communicate with any host microprocessor or TI DSP-based system.
Although this EVM was specifically designed for the DAC8550/51 (single-channel) and DAC8552
(dual-channel) devices, it can also accommodate the DAC7512, DAC7513, DAC8501, DAC8531, and
DAC8532 as they are all pin-compatible devices for the MSOP-8 (DGK) package. The DAC devices that
can be installed onto the EVM board are shown in Table 1. The DAC8550/51EVM or DAC8552EVM are
the only EVMs that are shipped from the factory. The remaining DAC devices listed in Table 1 have to be
installed by the user as an option, if evaluating these devices is desired.
Table 1. List of DAC Devices Supported by This EVM
EVM Version
Device Option
Channel
Installation
12 Bit
DAC7512E
1
Optional
DAC7513E
1
Optional
DAC8501E
1
Optional
DAC8531E
1
Optional
16 Bit
DAC8532IDGK
2
Optional
DAC8550IDGK
1
Default
DAC8551IDGK
1
Default
DAC8552IDGK
2
Default
Although the DAC was designed for single-supply operation, a bipolar output range is also possible by
properly configuring the output operational amplifier circuit. This is discussed in detail in Section 3.2.3. In
addition, the external operational amplifier is also installed as an option to provide output signal
conditioning or boost capacitive load drive and for other output mode requirement desired.
A +5-V precision voltage reference is provided as a default circuit reference for the DAC, but as an option,
a connection terminal is also available for external voltage reference, if desired.
Also an option, a 4.096-V precision reference can be added if a REF3240 is installed via U4. Because the
REF3240 does not come installed from the factory, the user must install it, if desired.
1.2
Power Requirements
The following sections describe the power requirements of this EVM.
1.2.1
Supply Voltage
The DC power supply (VDD) requirement for this DAC8550/51/52EVM is selectable between +3.3 V and
+5 V via W1 jumper header. The +3.3 V comes from J6-8 or J5-1 (if installed), and the +5 V comes from
J6-3 or J5-3 (if installed) terminals, when plugged in via 5-6K Interface Board or the HPA449. These
power supply voltages are referenced to ground through the J6-6 terminal. The VCC and VSS are only used
by the U2 operational amplifier, which ranges from +15 V to –15 V maximum and connects through J1-3
and J1-1, respectively (if installed), or through J6-1 and J6-2 terminals. All the analog power supplies are
referenced to analog ground through J1-2 and J6-6 terminals.
CAUTION
To avoid potential damage to the EVM board, ensure that the correct cables
are connected to their respective terminals as labeled on the EVM board.
Stresses above the maximum listed voltage ratings may cause permanent
damage to the device.
2
DAC8550/51/52 Evaluation Module
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
www.ti.com
EVM Overview
The negative rail of the output operational amplifier, U2, can be selected between VSS and AGND via W5
jumper. The external operational amplifier is installed as an option to provide output signal conditioning or
for other output mode requirements desired.
1.2.2
Reference Voltage
The +5-V precision voltage reference is provided as the main source to supply the external voltage
reference for the DAC through REF02, U3, via jumper W4 by shorting pins 1 and 2. The reference voltage
goes through an adjustable 100-kΩ potentiometer, R11, in series with 20-kΩ R10, to allow the user to
adjust the reference voltage to its desired settings. The voltage reference then is buffered through U8A as
seen by the device under test. The test points TP1, TP2, and TP5 are also provided, as well as J4-18 and
J4-20, to allow the user to connect another external reference source if the onboard reference circuit is not
desired. The external voltage reference should not exceed +5 Vdc.
The REF02 precision reference is powered by VCC (+15 V) through J1-3 or J6-1 terminal.
An optional +4.096-V precision voltage reference also is provided to supply the external voltage reference
and set the voltage output range of the DAC under test through REF3240, U4, via jumper resistor, R15.
When using U4 as a reference source, ensure that pin J4-20 is not energized; otherwise, damage to the
EVM and the host board may occur.
The test point TP1 and J4-20 are provided to allow the user to connect to another external reference
source if the onboard reference circuit is not desired. The external voltage reference should not exceed
the applied power supply, VDD, of the DAC under test.
The REF3240 precision reference is powered by +5 VA through J6-3 or J5-3 terminal (if installed).
CAUTION
When applying an external voltage reference through TP1 or J4-20, ensure that
it does not exceed +5 V maximum. Otherwise, this can permanently damage
the DAC8550/51/52, U1, device under test.
1.3
EVM Basic Functions
This EVM is designed primarily as a functional evaluation platform to test certain functional characteristics
of the DAC8550/51/52 DAC. Functional evaluation of the installed DAC device can be accomplished with
the use of any microprocessor, TI DSP, or some sort of a signal/waveform generator.
The headers J2 (top side) and P2 (bottom side) are pass-through connectors provided to allow the control
signals and data required to interface a host processor or waveform generator to the DAC8550/51/52EVM
using a custom-built cable.
A TI adapter interface board, the 5-6K Interface Board, is also available to fit and mate with TI’s C5000
and C6000 DSP Starter Kits (DSK). This eliminates problems involved in building a custom cable. In
addition, this EVM can connect to and interface with an MSP430-based platform (HPA449) that uses the
MSP430F449 microprocessor. For more details or information regarding the 5-6K Interface Board or the
HPA449 platform, call Texas Instruments or send an e-mail to dataconvapps@list.ti.com.
The DAC outputs can be monitored through the selected pins of the J4 header connector. The output(s)
can be switched through their respective jumpers W2 and W7 for the purpose of stacking. Stacking allows
a total of two (for DAC8550/51) or four (for DAC8552) DAC channels to be used, providing that the frame
synchronization signal, SYNC, is unique for each EVM board stacked.
In addition, the option of selecting one DAC output that can be fed to the non-inverting side of the output
operational amplifier, U2, is also possible by using a jumper across the selected pins of J4. The output
operational amplifier, U2, must first be configured correctly for the desired waveform characteristic (see
Section 3 of this user’s guide).
Figure 1 shows a block diagram of the DAC8550/51/52EVM.
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
DAC8550/51/52 Evaluation Module
3
www.ti.com
PCB Design and Performance
VCC
VSS
+ 3 .3 VA
+ 5VA
External
Reference
Module
VCC
GND
VSS
GND
VDD
+5 VA
+3 .3VA
(J1 )
(J5 )
(J6 )
(P 6)
W4
V
REF
TP 1
H
VDD
VREFH
SCLK
VOUT
DAC Module DIN
*VFB
SYNC
GND
W2
O utput
Buffe r
M odule
DAC Out
TP 3
(J4)
(P 4)
W7
W3
(J2)
(P 2)
SCLK
DIN
CS
FSX
TP 2
W6
W15
W5
* V FB is V OUT2 For
DAC8552 device
VSS
Figure 1. EVM Block Diagram
2
PCB Design and Performance
This section discusses the layout design of the PCB, describing the physical and mechanical
characteristics of the EVM, as well as a brief description of the EVM test performance procedure
performed. The list of components used on this evaluation module is included in this section.
2.1
PCB Layout
The DAC8550/51/52EVM is designed to preserve the performance quality of the DAC, the device under
test (DUT), as specified in the data sheet. To take full advantage of the EVM's capabilities, use care
during the schematic design phase to properly select the right components and to build the circuit
correctly. The circuit should include adequate bypassing, identifying and managing the analog and digital
signals, and understanding the components' electrical and mechanical attributes.
The main design concern during the layout process is the optimal placement of components and the
proper routing of signals. Place the bypass capacitors as close as possible to the pins; properly separate
the analog and digital signals from each other. In the layout process, carefully consider the power and
ground plane because of their importance. A solid plane is ideally preferred, but because of its greater
cost, sometimes a split plane can be used satisfactorily. When considering a split plane design, analyze
the component placement and carefully split the board into its analog and digital sections starting from the
DUT. The ground plane plays an important role in controlling the noise and other effects that otherwise
contributes to the error of the DAC output. To ensure that the return currents are handled properly, route
the appropriate signals only in their respective sections, meaning that the analog traces should only lay
directly above or below the analog section and the digital traces in the digital section. Minimize the length
of the traces but use the biggest possible trace width allowable in the design. These design practices are
illustrated in Figure 2 through Figure 8.
The DAC8550/51/52EVM board is constructed on a four-layer printed-circuit board (PCB) using a
copper-clad FR-4 laminate material. The PCB has a dimension of 43,1800 mm (1.7000 inch) × 82,5500
mm (3.2500 inch), and the board thickness is 1,5748 mm (0.062 inch). Figure 2 through Figure 6 show the
individual artwork layers.
4
DAC8550/51/52 Evaluation Module
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
www.ti.com
PCB Design and Performance
Figure 2. Top Silkscreen
Figure 3. Layer 1 (Top Signal Plane)
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
DAC8550/51/52 Evaluation Module
5
www.ti.com
PCB Design and Performance
Figure 4. Layer 2 (Ground Plane)
Figure 5. Layer 3 (Power Plane)
6
DAC8550/51/52 Evaluation Module
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
www.ti.com
PCB Design and Performance
Figure 6. Layer 4 (Bottom Signal Plane)
Figure 7. Bottom Silkscreen
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
DAC8550/51/52 Evaluation Module
7
www.ti.com
PCB Design and Performance
Figure 8. Drill Drawing
2.2
EVM Performance
The EVM performance test is performed using a high-density DAC bench test board, an Agilent 3458A
digital multimeter, and a PC running the LabVIEW™ software. The EVM board is tested for all codes of
65535, and the DUT is allowed to settle for 1 ms before the meter is read. This process is repeated for all
codes to generate the measurements for INL and DNL.
Figure 9 shows the INL and DNL characteristic plots.
8
DAC8550/51/52 Evaluation Module
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
www.ti.com
PCB Design and Performance
Figure 9. INL and DNL Characteristic Plot
2.3
Bill of Materials
Table 2. Parts List
Item
Qty
1
3
0.1 µF
C1 C3 C7
Multilayer Ceramic Chip Capacitor, 1206
SMD, 25V, ±15% TC, ±10% Tol
TDK
C3216X7R1E104KT
2
2
1 µF
C9 C10
Multilayer Ceramic Chip Capacitor, 1210
SMD, 25V, ±15% TC, ±10% Tol
TDK
C3225X7R1E105KT
3
1
1 nF
C12
Multilayer Ceramic Chip Capacitor, 1206
SMD, 25V, ±15% TC, ±10% Tol
TDK
C3216X7R1H102KT
4
1
0.47 µF
C2
Multilayer Ceramic Chip Capacitor, 1206
SMD, 50V, ±15% TC, ±10% Tol (1)
TDK
C3216X7R1H474KT
5
2
10 µF
C5 C11
Multilayer Ceramic Chip Capacitor, 1210
SMD, 25V, ±15% TC, ±10% Tol
TDK
C3225X7R1E106KT
6
3
10 kΩ
R6 R12 R14
1/8W 1206 Thick Film Chip Resistor, ±1% Tol
Panasonic
ERJ-8ENF1002V
(1)
Value
Designators
Description
Vendor
Vendor Part Number
P2, P4, and P6 parts are not shown in the schematic diagram. All the P-designated parts are installed in the bottom side of the
PCB opposite the J-designated counterpart. For example, J2 is installed on the top side whereas P2 is installed on the bottom
side opposite of J2. The following components are not installed: J1, J5, C2, C8, C13, R5, R7, R15, R18, R19, R20, R21,
R22, R23, R24, R25, and U4. The installed U1 device determines the type of EVM.
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
DAC8550/51/52 Evaluation Module
9
www.ti.com
EVM Operation
Table 2. Parts List (continued)
3
Item
Qty
7
1
20 kΩ Trim Pot
Value
R9
Designators
Description
8
10
0Ω
R1 R2 R3 R4 1/4W 1206 Thick Film Chip Resistor, ±5%
R5 R7 R8 R15 Tol (1)
R17 R25
5T Potentiometer, 4mm SMD, Cermet
Vendor
Vendor Part Number
Bourns
3214W-1-203E
Panasonic
ERJ-8GEY0R00V
9
1
100 Ω
R13
1/4W 1206 Thick Film Chip Resistor, ±5% Tol
Panasonic
ERJ-8GEYJ101V
10
1
20 kΩ
R10
1/4W 1206 Thick Film Chip Resistor, ±5% Tol
Panasonic
ERJ-8GEYJ203V
11
1
100 kΩ Trim Pot
R11
Potentiometer, 4mm SMD, Cermet
Bourns
3214W-1-104E
12
2
10 × 2 × 0.1 SMT
J2 J4
20-PIN Terminal Strip
Samtec
TSM-110-01-S-DV-M
13
1
5 × 2 × 0.1 SMT
J6
10-PIN Terminal Strip
Samtec
TSM-105-01-T-DV
14
2
3 × 1 × 0.138 TH
J1 J5
3-Pin Terminal Block (1)
On-Shore Tech
ED555/3DS
15
2
10 × 2 × 0.1 SMT
P2 P4
20-PIN Socket Strip (1)
Samtec
SSW-110-22-S-D-VS-P
16
1
5 × 2 × 0.1 SMT
P6
10-PIN Socket Strip (1)
Samtec
SSW-105-22-F-D-VS-K
17
7
1 × 1 × 0.061D TH
TP1 TP2 TP3
TP4 TP5 TP6
TP7
Turret Terminal Pin
Mill-Max
2348-2-00-01-00-00-07-0
18
1
Bipolar Op-Amp
U8
8-SOP(D) High Precision Low Noise Op-Amp
Texas
Instruments
OPA2227UA
19
1
16-Bit String DAC
U1
MSOP-8(DGK), 1-CH, SPI, Low Glitch,
Voltage Output DAC (1)
Texas
Instruments
DAC8550IDGK
MSOP-8(DGK), 1-CH, SPI, Low Glitch,
Voltage Output DAC (1)
DAC8551IDGK
MSOP-8(DGK), 2-CH, SPI, Low Glitch,
Voltage Output DAC (1)
DAC8552IDGK
20
1
4.096 V Reference
U4
4ppm/°C, 100 µA, SOT23-6 VOLTAGE
REFERENCE (1)
21
1
5 V Reference
U3
15ppm/°C, ±0.2% Tol Output, SOIC-8, Voltage Texas
Reference
Instruments
REF02AU
22
1
Bipolar Op-Amp
U2
8-SOP(D) High Precision, Low Offset and
Drift, Op-Amp
Texas
Instruments
OPA277UA
23
2
3 × 1 × 0.7874 TH
W2 W7
3-PIN Terminal Strip
Samtec
TMMH-103-01-T-T
24
2
2 × 1 × 0.1 TH
W3 W15
Modified 0.025" Square Post Header
Samtec
MTSW-102-08-T-S-295
25
4
3 × 1 × 0.1 TH
W1 W4 W5
W6
Modified 0.025" Square Post Header
Samtec
MTSW-103-08-T-S-295
26
9
Not Installed
C8 C13 R18
R19 R20 R21
R22 R23 R24
Do not install these components
To Be
Determined
To Be Determine
Texas
Instruments
REF3240AIDBV
EVM Operation
This section covers in detail the EVM operation to guide the user in evaluating the onboard DAC and how
to interface the EVM to a specific host processor.
See the DAC8550 data sheet (SLAS476), DAC8551 data sheet (SLAS429), and DAC8552 data sheet
(SLAS430) for information about the serial interface and other related topics.
The EVM board is factory-tested and configured to operate in the unipolar output mode.
3.1
Factory Default Setting
The EVM board is set to its default configuration from the factory as described on Table 3 to operate in
unipolar +5-V mode. Figure 10 and Figure 11 show the default jumper configuration as described in the
table for the DAC8550/51 and DAC8552, respectively.
10
DAC8550/51/52 Evaluation Module
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
www.ti.com
EVM Operation
Table 3. Factory Default Jumper Setting
Reference
Jumper Position
Function
W1
1-2
Analog supply for the DAC8550/51/52 is +5 VA.
W2
1-2
DAC output A (VOUTA) is routed to J4-2.
W3
OPEN
W4
1-2
Onboard external buffered reference U3 is routed to VREFH.
W5
1-2
Negative supply rail of U2 operational amplifier is supplied with VSS.
W6
1-2
CS signal from J2 is used for frame synchronization, SYNC, signal.
W7
OPEN
VREFH is not routed to the inverting input of the operational amplifier for voltage offset with gain
of 2 output (for bipolar mode of operation).
For DAC8550/51 EVM, the VFB is not routed out unless there is a need to minimize the output
error. If using W7, remove R1 and short W7; then connect VFB and VOUTA as close as possible
to the load.
1-2
For DAC8552 EVM, R1 is not installed and W7 is shorted so that VOUTB is routed to J4-10
header terminal.
2-3
For DAC8552 EVM, R1 is not installed, and W7 is shorted so that VOUTB is routed to J4-14
header terminal.
W15
CLOSE
J4
2-1
Output operational amplifier, U2, is configured for a gain of 2.
DAC output A (VOUTA) is connected to the non-inverting input of the output operational amplifier,
U2.
1
Figure 10. DAC8550/51 EVM Default Jumper Configuration
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
DAC8550/51/52 Evaluation Module
11
www.ti.com
EVM Operation
2
Figure 11. DAC8552 EVM Default Jumper Configuration
3.2
Host Processor Interface
The host processor basically drives the DAC; therefore, the proper operation of the DAC depends on the
successful configuration between the host processor and the EVM board. Additionally, a properly written
code is required to operate the DAC.
A custom cable can be made specific to the host interface platform. The EVM allows an interface to the
host processor through the J2 header connector for the serial control signals and the serial data input. The
output can be monitored through the J4 header connector.
An interface adapter board also is available for a specific TI DSP starter kit as well as an MSP430-based
microprocessor as mentioned in Section 1. Using the TI Interface Board alleviates the task of building
customized cables and allows easy configuration of a simple evaluation system.
The DAC8550/51/52 interfaces with any host processor capable of handling SPI™ protocols or the TI
DSP. For more information regarding the DAC8550/51/52 data interface, see the data sheet.
3.3
EVM Stacking
The stacking of EVMs is possible if users need to evaluate two DAC8550/51/52 devices to yield a total of
up to two-channel (for DAC8550/51) or four-channel (for DAC8552) outputs. A maximum of two EVMs are
allowed because the output terminal, J4, dictates the number of DAC channels that can be connected
without output bus contention. Table 4 shows how the DAC output channels are mapped into the output
terminal, J4, with respect to the jumper position of W2 and W7.
Table 4. DAC Output Channel Mapping
Reference
Jumper Position
W2
1-2
DAC output A (VOUTA) is routed to J4-2.
2-3
DAC output A (VOUTA) is routed to J4-6.
1-2
DAC output B (VOUTB) is routed to J4-10.
2-3
DAC output B (VOUTB) is routed to J4-14.
W7
Function
In order to allow exclusive control of each EVM that is stacked together, each DAC8550/51/52 must have
a separate SYNC signal. This is accomplished in hardware by routing the SYNC signal of the first EVM
through CS (P2/J2 pin 1) by shorting pins 1-2 of jumper W6. The second EVM should use the FSX signal
(P2/J2 pin 7) to drive the SYNC signal by shorting pins 2-3 of the jumper W6. The output can be mapped
as described in Table 4 for each of the EVMs stacked.
12
DAC8550/51/52 Evaluation Module
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
www.ti.com
EVM Operation
3.4
The Output Operational Amplifier
The EVM includes an optional signal-conditioning circuit for the DAC output through an external
operational amplifier, U2. Only one DAC output channel can be monitored at any given time for evaluation
because the odd-numbered pins (J4-1 to J4-7) are tied together. The output operational amplifier is set to
unity gain configuration by default but can be modified by simple jumper settings. Nevertheless, the raw
output of the DAC can be probed through the specified pins of the J4 output terminal, which also provides
mechanical stability when stacking or plugging into any interface board. In addition, it provides easy
access for monitoring up to two (DAC8550/51) or four (DAC8552) DAC channels when stacking two EVMs
together (see Section 3.3).
The following sections describe the different configurations of the output amplifier, U2.
3.4.1
Unity Gain Output
The buffered output configuration can be used to prevent loading the DAC8550/51/52, although it may
present some slight distortion because of the feedback resistor and capacitor. The user can tailor the
feedback circuit to closely match the desired wave shape by simply desoldering R6 and C12 and replacing
them with the desired values. It is also possible to simply eliminate R6 and C12 altogether and to solder a
0-Ω resistor in place of R6, if desired.
Table 5 shows the jumper setting for the unity gain configuration of the DAC external output buffer in
unipolar or bipolar mode.
Table 5. Unity Gain Output Jumper Settings
Reference
3.4.2
Jumper Position
Function
Unipolar
Bipolar
W3
OPEN
OPEN
W5
2-3
1-2
W15
OPEN
OPEN
Disconnect VREFH from the inverting input of the operational amplifier.
Supplies VSS to the negative rail of operational amplifier or ties it to AGND.
Disconnect negative input of the operational amplifier from the gain resistor, R12.
Output Gain of Two
Two types of configurations yield an output gain of 2, depending on the setup of the jumpers W3 and
W15. These configurations allow the user to choose whether the DAC output has VREFH as an offset or
not.
Table 6 shows the proper jumper settings of the EVM for the 2× gain output of the DAC.
Table 6. Gain of Two Output Jumper Settings
Referenc
e
Jumper Position
Function
Unipolar
Bipolar
Close
Close
Inverting input of the output operational amplifier, U2, is connected to VREFH for use as its
offset voltage with a gain of 2. W15 jumper must be open.
Open
Open
VREFH is disconnected from the inverting input of the output operational amplifier, U2. W15
jumper must be closed.
W5
2-3
1-2
Supplies power, VSS, to the negative rail of operational amplifier, U2, for bipolar mode, or ties it
to AGND for unipolar mode.
W15
Close
Close
Configures operational amplifier, U2, for a gain of 2 output without a voltage offset. W3 jumper
must be open.
Open
Open
Inverting input of the operational amplifier, U2, is disconnected from the gain resistor, R12. W3
jumper must be closed.
W3
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
DAC8550/51/52 Evaluation Module
13
www.ti.com
EVM Operation
3.4.3
Capacitive Load Drive
Another output configuration option is to drive a wide range of capacitive load requirements. However, all
operational amplifiers under certain conditions may become unstable, depending on the operational
amplifier configuration, gain, and load value. These are just a few of the factors that can affect operational
amplifier stability performance and should be considered when implementing.
In unity gain, the OPA627 operational amplifier, U2, performs well with large capacitive loads. Increasing
the gain enhances the amplifier’s ability to drive even more capacitance, and adding a load resistor further
improves the capacitive load drive capability.
Table 7 shows the jumper setting configuration for a capacitive load drive.
Table 7. Capacitive Load Drive Output Jumper Settings
Reference
3.5
Jumper Position
Function
Unipolar
Bipolar
W3
Open
Open
W5
2-3
1-2
Supplies power, VSS, to the negative rail of operational amplifier, U2, for bipolar mode, or
ties it to AGND for unipolar mode.
W15
Open
Open
Capacitive load drive output of DAC is routed to pin 1 of W15 jumper and may be used as
the output terminal.
VREFH is disconnected from the inverting input of the output operational amplifier, U2.
Optional Signal-Conditioning Operational Amplifier (U8B)
One part of the dual-package operational amplifier, OPA2227 (U8), is used for reference buffering (U8A)
whereas the other is unused. This unused operational amplifier (U8B) is left for whatever operational
amplifier circuit application the user desires to implement. The 1206 footprint for the resistors and
capacitors surrounding the U8B operational amplifier are not populated and thus are available for easy
configuration. Test points TP6 and TP7 are not installed either; so, the user has the option of how to
connect the ± input signals to this operational amplifier. No test point has been made available for the
output due to space restriction, but a wire can simply be soldered to the output of the operational amplifier
via the unused component pads that connect to it.
Once the operational amplifier circuit is realized, the configuration becomes easy by simply populating the
corresponding components that match the circuit designed and leaving all other unused component
footprints unpopulated.
14
DAC8550/51/52 Evaluation Module
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
www.ti.com
EVM Operation
3.6
Jumper Setting
Table 8 shows the function of each specific jumper setting of the EVM.
Table 8. Jumper Setting Function
Reference
Jumper Setting
W1
W2
Function
+5-V analog supply is selected for AVDD.
1
3
+3.3-V analog supply is selected for AVDD.
1
3
Routes VOUTA to J4-2.
1
3
Routes VOUTA to J4-6.
W3
Disconnects VREFH to the inverting input of the output operational amplifier, U2
Connects VREFH to the inverting input of the output operational amplifier, U2
W4
W5
W6
W7
1
3
Routes the adjustable, buffered, onboard +5-V reference to the VREFH input of the
DAC8550/51/52.
1
3
Routes the user-supplied reference from U4 (if installed), TP1 or J4-20 to the VREFH input of
the DAC8550/51/52.
1
3
Negative supply rail of the output operational amplifier, U2, is powered by VSS for bipolar
operation.
1
3
Negative supply rail of the output operational amplifier, U2, is tied to AGND for unipolar
operation.
1
3
CS signal from J2-1 is routed to drive the SYNC signal of the DAC8550/51/52.
1
3
FSX signal from J2-7 is routed to drive the SYNC signal of the DAC8550/51/52.
1
3
For DAC8550/51EVM, the VFB is routed out to minimize the output error. Remove R1 and short
W7 as shown; then connect VFB and VOUTA as close as possible to the load. The VFB signal is
then routed to J4-10.
For DAC8552EVM, R1 is not installed and W7 is shorted as shown so that VOUTB is routed to
J4-10 header terminal.
1
3
This is the default jumper position for DAC8550/51EVM when R1 is installed.
1
3
For DAC8550/51EVM, the VFB is routed out to minimize the output error. Remove R1 and short
W7 as shown; then connect VFB and VOUTA as close as possible to the load. The VFB signal is
then routed to J4-14.
For DAC8552EVM, R1 is not installed, and W7 is shorted as shown so that VOUTB is routed to
J4-14 header terminal.
W15
Disconnects the inverting input of the output operational amplifier, U2, from the gain resistor,
R12.
Connects the inverting input of the output operational amplifier, U2, to the gain resistor, R12,
for gain of 2 configuration.
Legend:
Indicates the corresponding pins that are shorted or closed.
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
DAC8550/51/52 Evaluation Module
15
www.ti.com
EVM Operation
3.7
Related Texas Instruments Documentation
To obtain a copy of any of the following TI documents, call the Texas Instruments Literature Response
Center at (800) 477–8924 or the Product Information Center (PIC) at (972) 644–5580. When ordering,
identify the manual by its title and literature number. Updated documents also can be obtained through the
TI Web site at www.ti.com.
Data Sheets
3.8
Literature Number
DAC8550
SLAS476
DAC8551
SLAS429
DAC8552
SLAS430
DAC8531
SBAS192
DAC8532
SBAS246
DAC8501
SBAS212
DAC7512
SBAS156
DAC7513
SBAS157
REF02
SBVS003
REF3240
SBVS058
OPA627
SBOS165
OPA2227
SBOS110
Questions About This or Other Data Converter EVMs?
If you have questions about this or other Texas Instruments Data Converter evaluation modules, send an
e-mail to the Data Converter Application Team at dataconvapps@list.ti.com. Include in the subject
heading the product with which you have questions or concerns.
3.9
Schematic
The schematic appears on the following page.
16
DAC8550/51/52 Evaluation Module
SLAU172A – December 2005 – Revised September 2006
Submit Documentation Feedback
1
2
3
4
5
6
Revision History
+5VA
DUT can accomodate the following devices:
REV
ECN Number
AVDD
C1
0.1µF
C5
10µF
VCC
C9
See User's Guide for more information.
R25
0
GPIO5
GPIO0
2
4
6
8
10
12
14
16
18
20
CS
VDD
GPIO1
GPIO2
W6
R2
5
SYNC
0
GPIO3
GPIO4
SCL
FSX
SCLK
R3
SDI
R4
6
0
SDA
7
0
Serial Header
VFB
SCLK
VOUT
DIN
VREF
1
3
VFB
R1
0
W3
GND
2
OUT_A
VrefH
6
U2_-IN
2
U2_OUT
R13
TP3
VOUT
100
Op Amp
W2
J4
8
VFB_A
W7
VFB
-REFin
+REFin
VFB_B
C
2
C2
0.47µF
1
3
GND_F OUT_F
GND_S OUT_S
ENABLE
IN
R14
10K
1
3
5
7
9
11
13
15
17
19
VSS
W5
C10
1µF
R6
10K
C12
U4
1
2
4
6
8
10
12
14
16
18
20
OUTPUT HEADER
U4 is OPTIONAL - Do not populate U4, C2, and R15
R15
6
1nF
0
5
C
W15
+5VA
4
REF3240
VCC
R9
20K
2
R12
10K
U3
3
6
3
1
TRIM OUT
V+ TEMP
NC
NC
NC
TP4
C7
0.1µF
C8
8
3
GND
5
2
8
7
VCC
R11
2
4
REF02AU(8)
3
2
U8A
OPA2227UA
4
R10
20K
B
1
W4
NI
TP6
+Vin
VrefH
3
U8B
R20
+REFin
TP1
R21
EXTERNAL
REFERENCE
5
7
NI
6
TP2
R24
B
NI
NI
TP7
-Vin
R17
0
NI
R22
R18
NI
1
100K
1
C3
0.1µF
U2
OUT_A1
4
DAC8551
Tantalum
3
0
OUT_A2
C11
10µF
R8
U2_+IN
5
0
1
3
5
7
9
11
13
15
17
19
1
R7
CS
SCLK
CLKR
FSX
FSR
SDI
DR
4
0
U1
VrefH
R5
D
1µF
7
J2
Approved
W1
1) DAC8552 (MSOP-8 and SON-8)
2) DAC8551 (MSOP-8 and SON-8)
3) DAC8550 (MSOP-8 and SON-8)
4) DAC8532 (MSOP-8)
5) DAC8531 (MSOP-8)
6) DAC8501 (MSOP-8)
7) DAC7513 (MSOP-8)
8) DAC7512 (MSOP-8)
D
+3.3VA
OPA2227UA
R23
R19
NI
NI
C13
TP5
NI
EDGE Numbers:
3
2
-5VA +3.3VA VDD
1
VSS
3
VCC
1
+3.3VD+1.8VD +5VA
DAC8550EVM BOM = 6483265
DAC8551EVM BOM = 6475348
DAC8552EVM BOM = 6475349
DAC8551-2EVM PWB = 6475350
DAC8551-2EVM DDB = 6475351 (BLOCK)
DAC8551-2EVM PCA = 6475352
DAC8550EVM KIT = 6430334 (BLOCK)
DAC8551EVM KIT = 6475353 (BLOCK)
DAC8552EVM KIT = 6475354 (BLOCK)
J5
2
J1
J6
1
3
5
7
9
A
2
4
6
8
10
VSS
VCC
+3.3VA
+5VA
ti
VCC = +15V Analog
VDD = +2.7V to +5.0V Digital
VSS = 0V to -15V Analog
12500 TI Boulevard. Dallas, Texas 75243
Title:
Engineer:
J. PARGUIAN
DAC8550/51/52 EVM
DOCUMENTCONTROL #
Drawn By:
FILE:
1
2
3
4
5
DAC8551 Rev A.Sch
A
DATE:
22-Jun-2006
6475351
SIZE:
6
REV:
SHEET:
OF:
A
1
EVALUATION BOARD/KIT IMPORTANT NOTICE
Texas Instruments (TI) provides the enclosed product(s) under the following conditions:
This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION
PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the
product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are
not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations,
including product safety and environmental measures typically found in end products that incorporate such semiconductor
components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding
electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the
technical requirements of these directives or other related directives.
Should this evaluation board/kit not meet the specifications indicated in the User’s Guide, the board/kit may be returned within 30
days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY
SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING
ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.
The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all
claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user’s responsibility to
take any and all appropriate precautions with regard to electrostatic discharge.
EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER
FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.
TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.
TI assumes no liability for applications assistance, customer product design, software performance, or infringement of
patents or services described herein.
Please read the User’s Guide and, specifically, the Warnings and Restrictions notice in the User’s Guide prior to handling the
product. This notice contains important safety information about temperatures and voltages. For additional information on TI’s
environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.
No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or
combination in which such TI products or services might be or are used.
FCC Warning
This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION
PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and
can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15
of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this
equipment in other environments may cause interference with radio communications, in which case the user at his own expense
will be required to take whatever measures may be required to correct this interference.
EVM WARNINGS AND RESTRICTIONS
It is important to operate this EVM within the input voltage range of +2.7 V to +5 V and the output voltage range of -5 V to +5 V.
Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are
questions concerning the input range, please contact a TI field representative prior to connecting the input power.
Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the
EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load
specification, please contact a TI field representative.
During normal operation, some circuit components may have case temperatures greater than 30°C. The EVM is designed to
operate properly with certain components above 85°C as long as the input and output ranges are maintained. These components
include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of
devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near
these devices during operation, please be aware that these devices may be very warm to the touch.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2006, Texas Instruments Incorporated
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,
improvements, and other changes to its products and services at any time and to discontinue any product or service without notice.
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s
standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this
warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily
performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should
provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask
work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services
are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such
products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under
the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an
unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service
voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business
practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would
reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement
specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications
of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related
requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any
applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its
representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is
solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in
connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products
are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any
non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
RFID
www.ti-rfid.com
Telephony
www.ti.com/telephony
Low Power
Wireless
www.ti.com/lpw
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2007, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising