Texas Instruments | TCA9548A Low-Voltage 8-Channel I2C Switch with Reset (Rev. G) | Datasheet | Texas Instruments TCA9548A Low-Voltage 8-Channel I2C Switch with Reset (Rev. G) Datasheet

Texas Instruments TCA9548A Low-Voltage 8-Channel I2C Switch with Reset (Rev. G) Datasheet
Product
Folder
Order
Now
Support &
Community
Tools &
Software
Technical
Documents
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
TCA9548A Low-Voltage 8-Channel I2C Switch with Reset
1 Features
3 Description
•
•
•
•
The TCA9548A device has eight bidirectional
translating switches that can be controlled through
the I2C bus. The SCL/SDA upstream pair fans out to
eight downstream pairs, or channels. Any individual
SCn/SDn channel or combination of channels can be
selected, determined by the contents of the
programmable control register. These downstream
channels can be used to resolve I2C slave address
conflicts. For example, if eight identical digital
temperature sensors are needed in the application,
one sensor can be connected at each channel: 0-7.
1
•
•
•
•
•
•
•
•
•
•
•
•
1-to-8 Bidirectional translating switches
I2C Bus and SMBus compatible
Active-low reset input
Three address pins, allowing up to eight
TCA9548A devices on the I2C bus
Channel selection through an I2C Bus, in any
combination
Power up with all switch channels deselected
Low RON switches
Allows voltage-level translation between 1.8-V,
2.5-V, 3.3-V, and 5-V buses
No glitch on power up
Supports hot insertion
Low standby current
Operating power-supply voltage range of
1.65 V to 5.5 V
5-V Tolerant inputs
0- to 400-kHz Clock frequency
Latch-up performance exceeds 100 mA Per JESD
78, class II
ESD Protection exceeds JESD 22
– ±2000-V Human-body model (A114-A)
– 200-V Machine model (A115-A)
– ±1000-V Charged-device model (C101)
The system master can reset the TCA9548A in the
event of a time-out or other improper operation by
asserting a low in the RESET input. Similarly, the
power-on reset deselects all channels and initializes
the I2C/SMBus state machine. Asserting RESET
causes the same reset and initialization to occur
without powering down the part. This allows recovery
should one of the downstream I2C buses get stuck in
a low state.
The pass gates of the switches are constructed so
that the VCC pin can be used to limit the maximum
high voltage, which is passed by the TCA9548A.
Limiting the maximum high voltage allows the use of
different bus voltages on each pair, so that 1.8-V, 2.5V or 3.3-V parts can communicate with 5-V parts,
without any additional protection. External pullup
resistors pull the bus up to the desired voltage level
for each channel. All I/O pins are 5-V tolerant.
Device Information(1)
2 Applications
•
•
•
•
PART NUMBER
Servers
Routers (telecom switching equipment)
Factory Automation
Products with I2C slave address conflicts (such as
multiple, identical temperature sensors)
TCA9548A
PACKAGE
BODY SIZE (NOM)
TSSOP (24)
7.80 mm × 4.40 mm
VQFN (24)
4.00 mm × 4.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Application Diagram
VCC
I2C or SMBus
Master
Channel 0
SDA
SCL
SD0
SC0
RESET
SD1
SC1
(processor)
Slaves A0, A1...AN
Channel 1
Slaves B0, B1...BN
TCA9548A
A0
A1
A2
GND
SD2
SC2
Channel 2
Slaves C0, C1...CN
Channel 7
SD7
SC7
Slaves H0, H1...HN
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
5
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6.9
5
5
5
5
6
7
8
8
9
Absolute Maximum Ratings .....................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
I2C Interface Timing Requirements...........................
Reset Timing Requirements .....................................
Switching Characteristics ..........................................
Typical Characteristics ..............................................
Parameter Measurement Information ................ 10
Detailed Description ............................................ 12
8.1 Overview ................................................................. 12
8.2 Functional Block Diagram ....................................... 13
8.3 Feature Description................................................. 14
8.4 Device Functional Modes........................................ 14
8.5 Programming........................................................... 14
9
Application and Implementation ........................ 20
9.1 Application Information............................................ 20
9.2 Typical Application .................................................. 20
10 Power Supply Recommendations ..................... 24
10.1 Power-On Reset Requirements ........................... 24
11 Layout................................................................... 26
11.1 Layout Guidelines ................................................. 26
11.2 Layout Example .................................................... 26
12 Device and Documentation Support ................. 27
12.1
12.2
12.3
12.4
12.5
12.6
Documentation Support ........................................
Receiving Notification of Documentation Updates
Support Resources ...............................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
27
27
27
27
27
27
13 Mechanical, Packaging, and Orderable
Information ........................................................... 27
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (November 2016) to Revision G
Page
•
Changed the appearance of the PW package and the RGE package images ..................................................................... 4
•
Changed TJ from 90 C to 130 C in lower voltage VCC conditions ......................................................................................... 5
•
Changed TA from 85 C to 125C for lower voltage VCC conditions ......................................................................................... 5
•
Changed From: VCC = 2.3 V to 3.6 V To: VCC = 1.65 V to 5.5 V in the Electrical Characteristics conditions ........................ 6
•
Changed VO min from 0.9V to 0.6 V....................................................................................................................................... 6
•
Added standby mode specifications for > 85 C TA ................................................................................................................. 6
•
Changed RL = 1 kW To: RL = 1 KΩ in Figure 6 ................................................................................................................... 11
Changes from Revision E (October 2015) to Revision F
Page
•
Updated the Description section............................................................................................................................................. 1
•
Added new orderable part number, TCA9548AMRGER........................................................................................................ 1
Changes from Revision D (January 2015) to Revision E
Page
•
Updated Pin Functions table. ................................................................................................................................................ 4
•
Added new I2C Sections and read/write description ........................................................................................................... 16
Changes from Revision C (November 2013) to Revision D
Page
•
Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
•
Updated Typical Application schematic. .............................................................................................................................. 21
2
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
Changes from Revision B (November 2013) to Revision C
•
Page
Updated VPOR and ICC standby specification. ......................................................................................................................... 6
Changes from Revision A (July 2012) to Revision B
Page
•
Updated document formatting. ............................................................................................................................................... 1
•
Removed ordering information. .............................................................................................................................................. 1
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
3
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
5 Pin Configuration and Functions
PW Package
24-Pin TSSOP
Top View
RESET
A1
A0
VCC
SDA
SCL
24
23
22
21
20
19
RGE Package
24-Pin VQFN
Top View
A0
1
24
VCC
A1
2
23
SDA
RESET
3
22
SCL
SD0
4
21
A2
SD0
1
18
A2
SC0
5
20
SC7
SC0
2
17
SC7
SD1
6
19
SD7
SD1
3
16
SD7
SC1
7
18
SC6
SC1
4
15
SC6
SD2
8
17
SD6
SD2
5
14
SD6
SC2
9
16
SC5
SC2
6
13
SC5
SD3
10
15
SD5
SC3
11
14
SC4
GND
12
13
SD4
Thermal
7
8
9
10
11
12
SD3
SC3
GND
SD4
SC4
SD5
Pad
Not to scale
Not to scale
Pin Functions
PIN
TSSOP
(PW)
QFN
(RGE)
TYPE
A0
1
22
I
Address input 0. Connect directly to VCC or ground
A1
2
23
I
Address input 1. Connect directly to VCC or ground
A2
21
18
I
Address input 2. Connect directly to VCC or ground
GND
12
9
—
RESET
3
24
I
SD0
4
1
I/O
Serial data 0. Connect to VDPU0 (1) through a pull-up resistor
SC0
5
2
I/O
Serial clock 0. Connect to VDPU0 (1) through a pull-up resistor
SD1
6
3
I/O
Serial data 1. Connect to VDPU1 (1) through a pull-up resistor
SC1
7
4
I/O
Serial clock 1. Connect to VDPU1 (1) through a pull-up resistor
SD2
8
5
I/O
Serial data 2. Connect to VDPU2 (1) through a pull-up resistor
SC2
9
6
I/O
Serial clock 2. Connect to VDPU2 (1) through a pull-up resistor
SD3
10
7
I/O
Serial data 3. Connect to VDPU3 (1) through a pull-up resistor
SC3
11
8
I/O
Serial clock 3. Connect to VDPU3 (1) through a pull-up resistor
SD4
13
10
I/O
Serial data 4. Connect to VDPU4 (1) through a pull-up resistor
SC4
14
11
I/O
Serial clock 4. Connect to VDPU4 (1) through a pull-up resistor
SD5
15
12
I/O
Serial data 5. Connect to VDPU5 (1) through a pull-up resistor
SC5
16
13
I/O
Serial clock 5. Connect to VDPU5 (1) through a pull-up resistor
SD6
17
14
I/O
Serial data 6. Connect to VDPU6 (1) through a pull-up resistor
SC6
18
15
I/O
Serial clock 6. Connect to VDPU6 (1) through a pull-up resistor
SD7
19
16
I/O
Serial data 7. Connect to VDPU7 (1) through a pull-up resistor
SC7
20
17
I/O
Serial clock 7. Connect to VDPU7 (1) through a pull-up resistor
SCL
22
19
I/O
Serial clock bus. Connect to VDPUM (1) through a pull-up resistor
SDA
23
20
I/O
Serial data bus. Connect to VDPUM (1) through a pull-up resistor
VCC
24
21
Power
NAME
(1)
4
DESCRIPTION
Ground
Active-low reset input. Connect to VCC or VDPUM (1) through a pull-up resistor, if not used
Supply voltage
VDPUX is the pull-up reference voltage for the associated data line. VDPUM is the master I2C reference voltage and VDPU0-VDPU7 are the
slave channel reference voltages.
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
6 Specifications
6.1 Absolute Maximum Ratings (1)
over operating free-air temperature range (unless otherwise noted)
VCC
MIN
MAX
Supply voltage
–0.5
7
(2)
UNIT
V
VI
Input voltage
–0.5
7
V
II
Input current
–20
20
mA
IO
Output current
–25
ICC
Supply current
–100
100
mA
Tstg
Storage temperature
–65
150
°C
TJ
(1)
(2)
Max Junction Temperature
mA
VCC ≤ 3.6 V
130
VCC ≤ 5.5 V
90
℃
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
VCC
Supply voltage
VIH
High-level input voltage
VIL
Low-level input voltage
TA
Operating free-air temperature
MIN
MAX
-40 ℃ ≤ TA ≤ 85 ℃
1.65
5.5
85 ℃ < TA ≤ 125 ℃
1.65
3.6
SCL, SDA
0.7 × VCC
6
A2–A0, RESET
0.7 × VCC
VCC + 0.5
SCL, SDA
–0.5
0.3 × VCC
A2–A0, RESET
–0.5
0.3 × VCC
3.6 V < VCC ≤ 5.5 V
–40
85
1.65 V ≤ VCC ≤ 3.6 V
–40
125
UNIT
V
V
V
°C
6.4 Thermal Information
TCA9548A
THERMAL METRIC (1)
PW (TSSOP)
RGE (VQFN)
UNIT
24 PINS
24 PINS
RθJA
Junction-to-ambient thermal resistance
108.8
57.2
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
54.1
62.5
°C/W
RθJB
Junction-to-board thermal resistance
62.7
34.4
°C/W
ψJT
Junction-to-top characterization parameter
10.9
3.8
°C/W
ψJB
Junction-to-board characterization parameter
62.3
34.4
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
N/A
15.5
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
5
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
6.5 Electrical Characteristics (1)
VCC = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating
Conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
MIN TYP (2)
MAX
1.2
1.5
(3)
VPORR
Power-on reset voltage, VCC rising
No load, VI = VCC or GND
VPORF
Power-on reset voltage, VCC
falling (4)
No load, VI = VCC or GND (3)
0.8
5V
4.5 V to 5.5 V
Vo(sw)
Switch output voltage
Vi(sw) = VCC, ISWout = –100 μA
1.9
IOL
VOL = 0.4 V
SDA
1.1
II
6
6
9
mA
1
1
–1
1
1.65 V to 5.5 V
–1
VI = VCC or GND (3), IO = 0
Operating mode
fSCL = 100 kHz
ICC
Low inputs
Standby mode
High inputs
Low and High
Inputs
Supply-current
change
SCL, SDA
A2–A0
RESET
SCL
6
3
–1
fSCL = 400 kHz
(1)
(2)
(3)
(4)
1.25
–1
RESET
Ci
0.6
SC7–SC0, SD7–SD0
A2–A0
ΔICC
2
SCL, SDA
VI = VCC or GND (3)
VI = VCC or GND (3), IO = 0
VI = GND
85 ℃
(3)
, IO = 0, -40 ℃ ≤ TA ≤
VI = VCC, IO = 0, -40 ℃ ≤ TA ≤
85 ℃
VI = VCC or GND, IO = 0, 85 ℃ <
TA ≤ 125 ℃
SCL or SDA input at 0.6 V,
Other inputs at VCC or GND (3)
SCL or SDA input at VCC – 0.6 V,
Other inputs at VCC or GND (3)
VI = VCC or GND (3)
V
1.1
1.65 V to 5.5 V
VOL = 0.6 V
2.8
1.5
1.8 V
1.65 V to 1.95 V
V
4.5
1.6
2.5 V
2.3 V to 2.7 V
V
3.6
2.6
3.3 V
3 V to 3.6 V
1
UNIT
1
5.5 V
50
80
3.6 V
20
35
2.7 V
11
20
1.65 V
6
10
5.5 V
9
30
3.6 V
6
15
2.7 V
4
8
1.65 V
2
4
5.5 V
0.2
2
3.6 V
0.1
2
2.7 V
0.1
1
1.65 V
0.1
1
5.5 V
0.2
2
3.6 V
0.1
2
2.7 V
0.1
1
1.65 V
0.1
1
3.6 V
1
2
2.7 V
0.7
1.5
1.65 V
0.4
1
3
20
3
20
4
5
4
5
20
28
1.65 V to 5.5 V
1.65 V to 5.5 V
(3)
VI = VCC or GND , Switch OFF
μA
μA
μA
pF
For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges.
All typical values are at nominal supply voltage (1.8-, 2.5-, 3.3-, or 5-V VCC), TA = 25°C.
RESET = VCC (held high) when all other input voltages, VI = GND.
The power-on reset circuit resets the I2C bus logic with VCC < VPORF.
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
Electrical Characteristics(1) (continued)
VCC = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating
Conditions (unless otherwise noted)
PARAMETER
Cio(off)
(5)
SDA
SC7–SC0, SD7–SD0
TEST CONDITIONS
VI = VCC or GND (3), Switch OFF
VO = 0.4 V, IO = 15 mA
RON
Switch-on resistance
VO = 0.4 V, IO = 10 mA
(5)
VCC
MIN TYP (2)
MAX
20
28
5.5
7.5
1.65 V to 5.5 V
4.5 V to 5.5 V
4
10
20
3 V to 3.6 V
5
12
30
2.3 V to 2.7 V
7
15
45
1.65 V to 1.95 V
10
25
70
UNIT
pF
Ω
Cio(ON) depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.
6.6 I2C Interface Timing Requirements
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)
MIN
MAX
UNIT
STANDARD MODE
I2C clock frequency
fscl
0
2
tsch
I C clock high time
tscl
I2C clock low time
tsp
I2C spike time
tsds
I2C serial-data setup time
100
4
μs
4.7
μs
50
250
2
0
kHz
ns
ns
(1)
tsdh
I C serial-data hold time
ticr
I2C input rise time
1000
ns
ticf
I2C input fall time
300
ns
300
ns
2
μs
tocf
I C output (SDn) fall time (10-pF to 400-pF bus)
tbuf
I2C bus free time between stop and start
4.7
μs
tsts
I2C start or repeated start condition setup
4.7
μs
μs
2
tsth
I C start or repeated start condition hold
4
tsps
I2C stop condition setup
4
tvdL(Data)
Valid-data time (high to low) (2)
SCL low to SDA output low valid
tvdH(Data)
Valid-data time (low to high) (2)
SCL low to SDA output high valid
tvd(ack)
Valid-data time of ACK condition
ACK signal from SCL low
to SDA output low
Cb
I2C bus capacitive load
μs
1
μs
0.6
μs
1
μs
400
pF
400
kHz
FAST MODE
fscl
I2C clock frequency
tsch
I2C clock high time
0
0.6
2
μs
tscl
I C clock low time
tsp
I2C spike time
tsds
I2C serial-data setup time
100
ns
tsdh
I2C serial-data hold time
0 (1)
μs
ticr
I2C input rise time
20 + 0.1Cb
300
ns
ticf
I2C input fall time
20 + 0.1Cb
300
ns
tocf
I2C output (SDn) fall time (10-pF to 400-pF bus)
20 + 0.1Cb
300
ns
(1)
(2)
(3)
1.3
μs
50
(3)
(3)
(3)
ns
A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal), to bridge
the undefined region of the falling edge of SCL.
Data taken using a 1-kΩ pull-up resistor and 50-pF load (see Figure 6)
Cb = total bus capacitance of one bus line in pF
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
7
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
I2C Interface Timing Requirements (continued)
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)
MIN
2
MAX
UNIT
tbuf
I C bus free time between stop and start
1.3
μs
tsts
I2C start or repeated start condition setup
0.6
μs
tsth
I2C start or repeated start condition hold
0.6
μs
2
tsps
I C stop condition setup
tvdL(Data)
Valid-data time (high to low) (2)
SCL low to SDA output low valid
tvdH(Data)
Valid-data time (low to high) (2)
SCL low to SDA output high valid
Valid-data time of ACK condition
ACK signal from SCL low
to SDA output low
tvd(ack)
0.6
μs
2
Cb
I C bus capacitive load
1
μs
0.6
μs
1
μs
400
pF
MAX
UNIT
6.7 Reset Timing Requirements
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
tW(L)
Pulse duration, RESET low
6
ns
tREC(STA)
Recovery time from RESET to start
0
ns
6.8 Switching Characteristics
over recommended operating free-air temperature range, CL ≤ 100 pF (unless otherwise noted) (see Figure 5)
PARAMETER
tpd
(1)
trst
(2)
(1)
(2)
8
Propagation delay time
RON = 20 Ω, CL = 15 pF
RON = 20 Ω, CL = 50 pF
RESET time (SDA clear)
FROM
(INPUT)
TO
(OUTPUT)
SDA or SCL
SDn or SCn
RESET
SDA
MIN
MAX
0.3
1
500
UNIT
ns
ns
The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load
capacitance, when driven by an ideal voltage source (zero output impedance).
trst is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high,
signaling a stop condition. It must be a minimum of tWL.
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
6.9 Typical Characteristics
800
1.8
VCC = 5.5V
VCC = 3.3V
VCC = 1.65V
1.6
ICC, Standby Mode (µA)
700
VOL (mV)
600
500
400
300
200
1.2
1
0.8
0.6
25ºC (Room Temperature)
85ºC
-40ºC
0.4
100
0.2
1.5
0
0
2
4
IOL
6
(mA)
8
10
12
2
2.5
3
D003
Figure 1. SDA Output Low Voltage (VOL) vs Load Current
(IOL) at Three VCC Levels
3.5
VCC (V)
4
4.5
5
5.5
D004
Figure 2. Standby Current (ICC) vs Supply Voltage (VCC) at
Three Temperature Points
6
30
25ºC (Room Temperature)
85ºC
-40º
5.8
5.6
25
5.4
20
5.2
RON (Ω)
CIO(OFF) (pF)
1.4
5
4.8
15
10
4.6
4.4
25ºC (Room Temperature)
85ºC
-40ºC
5
4.2
4
0
0
0.5
1
1.5
2
2.5
3
VCC (V)
3.5
4
4.5
5
5.5
0
0.5
D006
Figure 3. Slave Channel (SCn/SDn) Capacitance (Cio(OFF)) vs
Supply Voltage (VCC) at Three Temperature Points
1
1.5
2
2.5
3
VCC (V)
3.5
4
4.5
5
5.5
D001
Figure 4. On-Resistance (RON) vs Supply Voltage (VCC) at
Three Temperatures
\
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
9
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
7 Parameter Measurement Information
VCC
R L = 1 kW
SDA
DUT
CL = 50 pF
(see Note A)
SDA LOAD CONFIGURATION
Three Bytes for Complete
Device Programming
Address
Stop
Start
Bit 7 Address
Condition Condition
Bit 6
(MSB)
(P)
(S)
R/W
Bit 0
(LSB)
Address
Bit 1
tscl
ACK
(A)
Data
Bit 7
(MSB)
Data
Bit 0
(LSB)
Stop
Condition
(P)
tsch
0.7 ´ VCC
SCL
0.3 ´ VCC
ticr
tvd(ack)
ticf
tbuf
tsp
tsts
tvdH(Data)
0.7 ´ VCC
SDA
0.3 ´ VCC
ticr
ticf
tsth
tvdL(Data)
tsdh
tsds
tsps
Repeat Start
Condition
Start or
Repeat Start
Condition
Stop
Condition
VOLTAGE WAVEFORMS
BYTE
DESCRIPTION
1
I C address
2, 3
P-port data
2
A.
CL includes probe and jig capacitance.
B.
All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf ≤ 30 ns.
C.
Not all parameters and waveforms are applicable to all devices.
Figure 5. I2C Load Circuit and Voltage Waveforms
10
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
Parameter Measurement Information (continued)
VCC
RL = 1 kW
DUT
SDA
CL = 50 pF
(see Note A)
SDA LOAD CONFIGURATION
Start
SCL
ACK or Read Cycle
SDA
0.3
VCC
tRESET
RESET
VCC/2
tREC
tw
SDn, SCn
0.3
VCC
tRESET
A.
CL includes probe and jig capacitance.
B.
All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf ≤ 30 ns.
C.
I/Os are configured as inputs.
D.
Not all parameters and waveforms are applicable to all devices.
Figure 6. Reset Load Circuit and Voltage Waveforms
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
11
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
8 Detailed Description
8.1 Overview
The TCA9548A is an 8-channel, bidirectional translating I2C switch. The master SCL/SDA signal pair is directed
to eight channels of slave devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as
well as any combination of the eight channels.
The device offers an active-low RESET input which resets the state machine and allows the TCA9548A to
recover must one of the downstream I2C buses get stuck in a low state. The state machine of the device can
also be reset by cycling the power supply, VCC, also known as a power-on reset (POR). Both the RESET function
and a POR cause all channels to be deselected.
The connections of the I2C data path are controlled by the same I2C master device that is switched to
communicate with multiple I2C slaves. After the successful acknowledgment of the slave address (hardware
selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the
selected channels.
The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each
SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using
external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.
12
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
8.2 Functional Block Diagram
TCA9548A
SC0
5
SC1
7
SC2
9
SC3
11
SC4
14
SC5
16
SC6
18
SC7
20
SD0
4
SD1
6
SD2
8
SD3
10
SD4
13
SD5
15
SD6
17
SD7
19
GND
12
VCC
24
RESET
SCL
SDA
3
Switch Control Logic
Reset Circuit
22
23
1
Input Filter
2
I C Bus Control
2
21
A0
A1
A2
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
13
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
8.3 Feature Description
The TCA9548A is an 8-channel, bidirectional translating switch for I2C buses that supports Standard-Mode (100
kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I2C control using a single 8-bit control register
in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I2C data
flow. Depending on the application, voltage translation of the I2C bus can also be achieved using the TCA9548A
to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication
on the I2C bus enters a fault state, the TCA9548A can be reset to resume normal operation using the RESET pin
feature or by a power-on reset which results from cycling power to the device.
8.4 Device Functional Modes
8.4.1 RESET Input
The RESET input is an active-low signal that may be used to recover from a bus-fault condition. When this signal
is asserted low for a minimum of tWL, the TCA9548A resets its registers and I2C state machine and deselects all
channels. The RESET input must be connected to VCC through a pull-up resistor.
8.4.2 Power-On Reset
When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until
VCC has reached VPORR. At this point, the reset condition is released, and the TCA9548A registers and I2C state
machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,
VCC must be lowered below VPORF to reset the device.
8.5 Programming
8.5.1 I2C Interface
The TCA9548A has a standard bidirectional I2C interface that is controlled by a master device in order to be
configured or read the status of this device. Each slave on the I2C bus has a specific device address to
differentiate between other slave devices that are on the same I2C bus. Many slave devices require configuration
upon startup to set the behavior of the device. This is typically done when the master accesses internal register
maps of the slave, which have unique register addresses. A device can have one or multiple registers where
data is stored, written, or read.
The physical I2C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines
must be connected to VCC through a pull-up resistor. The size of the pull-up resistor is determined by the amount
of capacitance on the I2C lines. (For further details, see the I2C Pull-up Resistor Calculation application report.
Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are
high after a STOP condition (See Figure 7 and Figure 8).
The following is the general procedure for a master to access a slave device:
1. If a master wants to send data to a slave:
– Master-transmitter sends a START condition and addresses the slave-receiver.
– Master-transmitter sends data to slave-receiver.
– Master-transmitter terminates the transfer with a STOP condition.
2. If a master wants to receive or read data from a slave:
– Master-receiver sends a START condition and addresses the slave-transmitter.
– Master-receiver sends the requested register to read to slave-transmitter.
– Master-receiver receives data from the slave-transmitter.
14
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
Programming (continued)
– Master-receiver terminates the transfer with a STOP condition.
SCL
SDA
Data Transfer
START
Condition
STOP
Condition
Figure 7. Definition of Start and Stop Conditions
SDA line stable while SCL line is high
SCL
1
0
1
0
1
0
1
0
ACK
MSB
Bit
Bit
Bit
Bit
Bit
Bit
LSB
ACK
SDA
Byte: 1010 1010 ( 0xAAh )
Figure 8. Bit Transfer
8.5.2 Device Address
Figure 9 shows the address byte of the TCA9548A.
Slave Address
1
1
1
Fixed
0
A2
A1
A0 R/W
Hardware
Selectable
Figure 9. TCA9548A Address
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
15
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
Programming (continued)
The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read
is selected, while a low (0) selects a write operation.
Table 1 shows the TCA9548A address reference.
Table 1. Address Reference
INPUTS
A0
I2C BUS SLAVE ADDRESS
A2
A1
L
L
L
112 (decimal), 70 (hexadecimal)
L
L
H
113 (decimal), 71 (hexadecimal)
L
H
L
114 (decimal), 72 (hexadecimal)
L
H
H
115 (decimal), 73 (hexadecimal)
H
L
L
116 (decimal), 74 (hexadecimal)
H
L
H
117 (decimal), 75 (hexadecimal)
H
H
L
118 (decimal), 76 (hexadecimal)
H
H
H
119 (decimal), 77 (hexadecimal)
8.5.3 Bus Transactions
Data must be sent to and received from the slave devices, and this is accomplished by reading from or writing to
registers in the slave device.
Registers are locations in the memory of the slave which contain information, whether it be the configuration
information or some sampled data to send back to the master. The master must write information to these
registers in order to instruct the slave device to perform a task.
While it is common to have registers in I2C slaves, note that not all slave devices have registers. Some devices
are simple and contain only 1 register, which may be written to directly by sending the register data immediately
after the slave address, instead of addressing a register. The TCA9548A is example of a single-register device,
which is controlled via I2C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register
needed, and the master merely writes the register data after the slave address, skipping the register number.
8.5.3.1 Writes
To write on the I2C bus, the master sends a START condition on the bus with the address of the slave, as well
as the last bit (the R/W bit) set to 0, which signifies a write. The slave acknowledges, letting the master know it is
ready. After this, the master starts sending the control register data to the slave until the master has sent all the
data necessary (which is sometimes only a single byte), and the master terminates the transmission with a STOP
condition.
There is no limit to the number of bytes sent, but the last byte sent is what is in the register.
Figure 10 shows an example of writing a single byte to a slave register.
16
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
Master controls SDA line
Slave controls SDA line
Write to one register in a device
Control Register (8 bits)
Device (Slave) Address (7 bits)
S
1
1
1
0
A2 A1 A0
START
0
R/W=0
A
B7 B6 B5 B4 B3 B2 B1 B0
ACK
A
P
ACK STOP
Figure 10. Write to Register
8.5.3.2 Reads
Reading from a slave is very similar to writing, but the master sends a START condition, followed by the slave
address with the R/W bit set to 1 (signifying a read). The slave acknowledges the read request, and the master
releases the SDA bus but continues supplying the clock to the slave. During this part of the transaction, the
master becomes the master-receiver, and the slave becomes the slave-transmitter.
The master continues to send out the clock pulses, but releases the SDA line so that the slave can transmit data.
At the end of every byte of data, the master sends an ACK to the slave, letting the slave know that it is ready for
more data. Once the master has received the number of bytes it is expecting, it sends a NACK, signaling to the
slave to halt communications and release the bus. The master follows this up with a STOP condition.
Figure 11 shows an example of reading a single byte from a slave register.
Master controls SDA line
Slave controls SDA line
Control Register (8 bits)
Device (Slave) Address (7 bits)
S
1
1
1
0
A2 A1 A0
START
1
R/W=1
A
B7 B6 B5 B4 B3 B2 B1
ACK
B0 NA
P
NACK STOP
Figure 11. Read from Control Register
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
17
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
8.5.4 Control Register
Following the successful acknowledgment of the address byte, the bus master sends a command byte that is
stored in the control register in the TCA9548A (see Figure 12). This register can be written and read via the I2C
bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel.
Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel
becomes active after a stop condition has been placed on the I2C bus. This ensures that all SCn/SDn lines are in
a high state when the channel is made active, so that no false conditions are generated at the time of
connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are
received by the TCA9548A, it saves the last byte received.
Channel Selection Bits (Read/Write)
B7
B6
B5
B4
B3
B2
B1
B0
Channel 0
Channel 1
Channel 2
Channel 3
Channel 4
Channel 5
Channel 6
Channel 7
Figure 12. Control Register
Table 2 shows the TCA9548A Command Byte Definition.
Table 2. Command Byte Definition
CONTROL REGISTER BITS
B7
B6
B5
B4
B3
B2
B1
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
18
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
0
0
0
0
0
0
X
0
Channel 0 enabled
X
X
X
1
Channel 0 disabled
1
X
X
0
0
1
0
1
X
X
0
1
X
0
1
0
1
1
Submit Documentation Feedback
COMMAND
0
X
X
X
X
0
B0
Channel 1 disabled
Channel 1 enabled
Channel 2 disabled
Channel 2 enabled
Channel 3 disabled
Channel 3 enabled
Channel 4 disabled
Channel 4 enabled
Channel 5 disabled
Channel 5 enabled
Channel 6 disabled
Channel 6 enabled
Channel 7 disabled
Channel 7 enabled
No channel selected, power-up/reset
default state
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
8.5.5 RESET Input
The RESET input is an active-low signal that may be used to recover from a bus-fault condition. When this signal
is asserted low for a minimum of tWL, the TCA9548A resets its registers and I2C state machine and deselects all
channels. The RESET input must be connected to VCC through a pull-up resistor.
8.5.6 Power-On Reset
When power (from 0 V) is applied to VCC, an internal power-on reset holds the TCA9548A in a reset condition
until VCC has reached VPOR. At that point, the reset condition is released and the TCA9548A registers and I2C
state machine initialize to their default states. After that, VCC must be lowered to below VPOR and then back up to
the operating voltage for a power-reset cycle.
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
19
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
Applications of the TCA9548A contain an I2C (or SMBus) master device and up to eight I2C slave devices. The
downstream channels are ideally used to resolve I2C slave address conflicts. For example, if eight identical
digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7.
When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all
other channels switched off, the data can be retrieved, and the I2C master can move on and read the next
channel.
In an application where the I2C bus contains many additional slave devices that do not result in I2C slave address
conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance
across multiple channels. If multiple switches are enabled simultaneously, additional design requirements must
be considered (see the Design Requirements section and Detailed Design Procedure section).
9.2 Typical Application
Figure 13 shows an application in which the TCA9548A can be used.
20
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
Typical Application (continued)
VDPUM = 1.65 V to 5.5 V
VCC
VDPU0 = 1.65 V to 5.5 V
24
VCC
23
SDA
I2C/SMBus
22
SCL
Master
3
RESET
4
SDA
SD0
SCL
SC0
5
Channel 0
VDPU1 = 1.65 V to 5.5 V
RESET
SD1
6
SC1
7
Channel 1
VDPU2 = 1.65 V to 5.5 V
SD2
SC2
8
9
Channel 2
VDPU3 = 1.65 V to 5.5 V
10
SD3
SC3
11
Channel 3
VDPU4 = 1.65 V to 5.5 V
TCA9548A
13
SD4
SC4
14
Channel 4
VDPU5 = 1.65 V to 5.5 V
SD5
15
SC5
16
Channel 5
VDPU6 = 1.65 V to 5.5 V
SD6
SC6
21
2
1
12
17
18
Channel 6
VDPU7 = 1.65 V to 5.5 V
A2
A1
A0
SD7
GND
SC7
19
20
Channel 7
Pin numbers shown are for the PW package.
Figure 13. Typical Application Schematic
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
21
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
Typical Application (continued)
9.2.1 Design Requirements
A typical application of the TCA9548A contains one or more data pull-up voltages, VDPUX, one for the master
device (VDPUM) and one for each of the selectable slave channels (VDPU0 – VDPU7). In the event where the master
device and all slave devices operate at the same voltage, then VDPUM = VDPUX = VCC. In an application where
voltage translation is necessary, additional design requirements must be considered to determine an appropriate
VCC voltage.
The A0, A1, and A2 pins are hardware selectable to control the slave address of the TCA9548A. These pins may
be tied directly to GND or VCC in the application.
If multiple slave channels are activated simultaneously in the application, then the total IOL from SCL/SDA to
GND on the master side is the sum of the currents through all pull-up resistors, Rp.
The pass-gate transistors of the TCA9548A are constructed such that the VCC voltage can be used to limit the
maximum voltage that is passed from one I2C bus to another.
Figure 14 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using
data specified in the Electrical Characteristics table). In order for the TCA9548A to act as a voltage translator, the
Vpass voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5
V and the downstream buses are 3.3 V and 2.7 V, Vpass must be equal to or below 2.7 V to effectively clamp the
downstream bus voltages. As shown in Figure 14, Vpass(max) is 2.7 V when the TCA9548A supply voltage is 4 V
or lower, so the TCA9548A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the
bus voltages to their appropriate levels (see Figure 13).
9.2.2 Detailed Design Procedure
Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up
resistors, Rp, for each of the buses need to be selected appropriately. The minimum pull-up resistance is a
function of VDPUX, VOL,(max), and IOL as shown in Equation 1:
Rp(min)
VDPUX
VOL(max)
IOL
(1)
The maximum pull-up resistance is a function of the maximum rise time, tr (300 ns for fast-mode operation, fSCL =
400 kHz) and bus capacitance, Cb as shown in Equation 2:
Rp(max)
tr
0.8473 u Cb
(2)
2
The maximum bus capacitance for an I C bus must not exceed 400 pF for fast-mode operation. The bus
capacitance can be approximated by adding the capacitance of the TCA9548A, Cio(OFF), the capacitance of wires,
connections and traces, and the capacitance of each individual slave on a given channel. If multiple channels are
activated simultaneously, each of the slaves on all channels contribute to total bus capacitance.
22
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
Typical Application (continued)
9.2.3 Application Curves
25
5
20
Rp(max) (kOhm)
4
Vpass (V)
Standard-mode
Fast-mode
25ºC (Room Temperature)
85ºC
-40ºC
3
2
15
10
5
1
0
0
0
0.5
1
Standard-mode
(fSCL kHz, tr
1.5
2
2.5
3
VCC (V)
3.5
4
4.5
5
0
5.5
50
100
150
200
250
Cb (pF)
D007
SPACE
(fSCL kHz, tr)
Standard-mode
(fSCL = 100 kHz, tr = 1 µs)
Figure 14. Pass-Gate Voltage (Vpass) vs Supply Voltage
(VCC) at Three Temperature Points
300
350
400
450
D008
Fast-mode
(fSCL = 400 kHz, tr = 300 ns)
Figure 15. Maximum Pull-Up Resistance (Rp(max)) vs Bus
Capacitance (Cb)
1.8
1.6
Rp(min) (kOhm)
1.4
1.2
1
0.8
0.6
0.4
VDPUX > 2V
VDPUX <= 2
0.2
0
0
0.5
1
1.5
2
2.5
3
3.5
VDPUX (V)
4
4.5
5
5.5
D009
VOL = 0.2*VDPUX, IOL = 2 mA when VDPUX ≤ 2 V
VOL = 0.4 V, IOL = 3 mA when VDPUX > 2 V
Figure 16. Minimum Pullup Resistance (Rp(min)) vs Pullup Reference Voltage (VDPUX)
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
23
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
10 Power Supply Recommendations
The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the
TCA9548A is powered on for the first time or anytime the device must be reset by cycling the power supply, the
power-on reset requirements must be followed to ensure the I2C bus logic is initialized properly.
10.1 Power-On Reset Requirements
In the event of a glitch or data corruption, TCA9548A can be reset to its default conditions by using the power-on
reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This
reset also happens when the device is powered on for the first time in an application.
A power-on reset is shown in Figure 17.
VCC
Ramp-Up
Ramp-Down
VCC_TRR
VCC drops below VPORF – 50 mV
Time
Time to Re-Ramp
VCC_FT
VCC_RT
VCC is Lowered Below the POR Threshold, Then Ramped Back Up to VCC
Figure 17. Power-On Reset Waveform
Table 3 specifies the performance of the power-on reset feature for TCA9548A for both types of power-on reset.
Table 3. Recommended Supply Sequencing and Ramp Rates (1)
MIN
MAX
UNIT
VCC_FT
Fall time
PARAMETER
See Figure 17
1
100
ms
VCC_RT
Rise time
See Figure 17
0.1
100
ms
VCC_TRR
Time to re-ramp (when VCC drops below VPORF(min) – 50 mV or
when VCC drops to GND)
See Figure 17
40
VCC_GH
Level that VCC can glitch down to, but not cause a functional
disruption when VCC_GW = 1 μs
See Figure 18
1.2
V
VCC_GW
Glitch width that does not cause a functional disruption when
VCC_GH = 0.5 × VCC
See Figure 18
10
μs
(1)
μs
All supply sequencing and ramp rate values are measured at TA = 25°C
Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width
(VCC_GW) and height (VCC_GH) are dependent on each other. The bypass capacitance, source impedance, and
device impedance are factors that affect power-on reset performance. Figure 18 and Table 3 provide more
information on how to measure these specifications.
VCC
VCC_GH
Time
VCC_GW
Figure 18. Glitch Width and Glitch Height
24
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
VPOR is critical to the power-on reset. VPOR is the voltage level at which the reset condition is released and all the
registers and the I2C/SMBus state machine are initialized to their default states. The value of VPOR differs based
on the VCC being lowered to or from 0. Figure 19 and Table 3 provide more details on this specification.
VCC
VPORR
VPORF
Time
POR
Time
Figure 19. VPOR
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
25
TCA9548A
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
www.ti.com
11 Layout
11.1 Layout Guidelines
For PCB layout of the TCA9548A, common PCB layout practices must be followed but additional concerns
related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I2C
signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are
connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours and
multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin,
using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller
capacitor to filter out high-frequency ripple.
In an application where voltage translation is not required, all VDPUX voltages and VCC could be at the same
potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In
an application where voltage translation is required, VDPUM and VDPU0 – VDPU7, may all be on the same layer of
the board with split planes to isolate different voltage potentials.
To reduce the total I2C bus capacitance added by PCB parasitics, data lines (SCn and SDn) must be a short as
possible and the widths of the traces must also be minimized (for example, 5-10 mils depending on copper
weight).
11.2 Layout Example
LEGEND
Partial Power Plane
(inner layer)
To I2C Master
Copper Pour
(outer layer)
Via to Power Plane
Via to GND Plane
By-pass/de-coupling
capacitors
VDPU2
2
23
SDA
RESET
3
22
SCL
SD0
4
21
A2
SC0
5
20
SC7
SD1
6
19
SD7
SC1
7
18
SC6
SD2
8
17
SD6
SC2
9
16
SC5
SD3
10
15
SD5
SC3
11
14
SC4
GND
12
13
SD4
A1
PW package
TCA9548A
To Slave Channel 1
VDPU1
VCC
1
VDPU7
VDPU6
VDPU5
To Slave Channel 5
To Slave Channel 2
VDPU0
24
A0
To Slave Channel 6
VDPU3
GND
VDPU4
To Slave Channel 4
To Slave Channel 3
VCC
GND
To Slave Channel 7
To Slave Channel 0
VDPUM
Figure 20. Layout Schematic
26
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
TCA9548A
www.ti.com
SCPS207G – MAY 2012 – REVISED NOVEMBER 2019
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation see the following:
• I2C Bus Pull-Up Resistor Calculation
• Maximum Clock Frequency of I2C Bus Using Repeaters
• Introduction to Logic
• Understanding the I2C Bus
• Choosing the Correct I2C Device for New Designs
• TCA9548AEVM User's Guide
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
12.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
12.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2012–2019, Texas Instruments Incorporated
Product Folder Links: TCA9548A
27
PACKAGE OPTION ADDENDUM
www.ti.com
30-Nov-2018
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
TCA9548AMRGER
ACTIVE
VQFN
RGE
24
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PW548A
TCA9548APWR
ACTIVE
TSSOP
PW
24
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
PW548A
TCA9548ARGER
ACTIVE
VQFN
RGE
24
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
PW548A
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
30-Nov-2018
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
30-Nov-2018
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
TCA9548AMRGER
VQFN
TCA9548APWR
TCA9548ARGER
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
4.25
1.15
8.0
12.0
Q1
RGE
24
3000
330.0
12.4
4.25
TSSOP
PW
24
2000
330.0
16.4
6.95
8.3
1.6
8.0
16.0
Q1
VQFN
RGE
24
3000
330.0
12.4
4.25
4.25
1.15
8.0
12.0
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
30-Nov-2018
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TCA9548AMRGER
VQFN
RGE
24
3000
367.0
367.0
35.0
TCA9548APWR
TSSOP
PW
24
2000
367.0
367.0
38.0
TCA9548ARGER
VQFN
RGE
24
3000
367.0
367.0
35.0
Pack Materials-Page 2
GENERIC PACKAGE VIEW
RGE 24
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4204104/H
PACKAGE OUTLINE
VQFN - 1 mm max height
RGE0024C
PLASTIC QUAD FLATPACK- NO LEAD
A
4.1
3.9
B
4.1
3.9
PIN 1 INDEX AREA
1 MAX
C
SEATING PLANE
0.05
0.00
0.08 C
2X 2.5
2.1±0.1
(0.2) TYP
12
7
20X 0.5
6
13
25
2X
2.5
SYMM
1
PIN 1 ID
(OPTIONAL)
18
24X 0.30
0.18
24
19
SYMM
24X 0.50
0.30
0.1
0.05
C A B
C
4224376 / A 07/2018
NOTES:
1.
2.
3.
All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
This drawing is subject to change without notice.
The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
VQFN - 1 mm max height
RGE0024C
PLASTIC QUAD FLATPACK- NO LEAD
(3.8)
(
2.1)
19
24
24X (0.6)
24X (0.24)
1
18
20X (0.5)
25
SYMM
(3.8)
2X
(0.8)
(Ø0.2) VIA
TYP
6
13
(R0.05)
12
7
2X(0.8)
SYMM
LAND PATTERN EXAMPLE
SCALE: 20X
0.07 MAX
ALL AROUND
0.07 MIN
ALL AROUND
METAL
SOLDER MASK
OPENING
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
(PREFERRED)
METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4224376 / A 07/2018
NOTES: (continued)
4.
5.
This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments
literature number SLUA271 (www.ti.com/lit/slua271).
Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
VQFN - 1 mm max height
RGE0024C
PLASTIC QUAD FLATPACK- NO LEAD
(0.19)
4X ( 0.94)
19
24
24X (0.58)
24X (0.24)
1
18
20X (0.5)
SYMM
(3.8)
(0.57)
TYP
6
13
(R0.05) TYP
METAL
TYP
25
7
SYMM
12
(0.57)
TYP
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
80% PRINTED COVERAGE BY AREA
SCALE: 20X
4224376 / A 07/2018
NOTES: (continued)
6.
Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations..
www.ti.com
PACKAGE OUTLINE
PW0024A
TSSOP - 1.2 mm max height
SCALE 2.000
SMALL OUTLINE PACKAGE
SEATING
PLANE
C
6.6
TYP
6.2
A
0.1 C
PIN 1 INDEX AREA
22X 0.65
24
1
2X
7.15
7.9
7.7
NOTE 3
12
13
B
0.30
0.19
0.1
C A B
24X
4.5
4.3
NOTE 4
1.2 MAX
0.25
GAGE PLANE
0.15
0.05
(0.15) TYP
SEE DETAIL A
0 -8
0.75
0.50
DETAIL A
A 20
TYPICAL
4220208/A 02/2017
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.
www.ti.com
EXAMPLE BOARD LAYOUT
PW0024A
TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
SYMM
24X (1.5)
(R0.05) TYP
1
24
24X (0.45)
22X (0.65)
SYMM
13
12
(5.8)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
METAL
EXPOSED METAL
EXPOSED METAL
0.05 MAX
ALL AROUND
NON-SOLDER MASK
DEFINED
(PREFERRED)
0.05 MIN
ALL AROUND
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
15.000
4220208/A 02/2017
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
PW0024A
TSSOP - 1.2 mm max height
SMALL OUTLINE PACKAGE
24X (1.5)
SYMM
(R0.05) TYP
1
24
24X (0.45)
22X (0.65)
SYMM
12
13
(5.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X
4220208/A 02/2017
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertising