Texas Instruments | TPDxE05U06 1, 4, 6 Channel ESD Protection Device for Super-Speed (Up to 6 Gbps) Interface (Rev. L) | Datasheet | Texas Instruments TPDxE05U06 1, 4, 6 Channel ESD Protection Device for Super-Speed (Up to 6 Gbps) Interface (Rev. L) Datasheet

Texas Instruments TPDxE05U06 1, 4, 6 Channel ESD Protection Device for Super-Speed (Up to 6 Gbps) Interface (Rev. L) Datasheet
Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
TPDxE05U06 1, 4, 6 Channel ESD Protection Device for Super-Speed (Up to 6 Gbps)
Interface
1 Features
3 Description
•
The TPDxE05U06 is a family of unidirectional
Transient Voltage Suppressor (TVS) based
Electrostatic Discharge (ESD) protection diodes with
ultra-low capacitance. Each device can dissipate ESD
strikes above the maximum level specified by the IEC
61000-4-2 international standard. The TPDxE05U06s
ultra-low loading capacitance makes it ideal for
protecting any high-speed signal pins.
IEC 61000-4-2 Level 4 ESD Protection
– ±12-kV Contact Discharge
– ±15-kV Air Gap Discharge
IEC 61000-4-4 EFT Protection
– 80 A (5/50 ns)
IEC 61000-4-5 Surge Protection
– 2.5 A (8/20 µs)
IO Capacitance 0.42 pF to 0.5 pF (Typical)
DC Breakdown Voltage 6.5 V (Minimum)
Ultra low Leakage Current 10 nA (Maximum)
Low ESD Clamping Voltage
Industrial Temperature Range: –40°C to +125°C
Easy Straight-Through Routing Packages
1
•
•
•
•
•
•
•
•
2 Applications
•
•
•
•
•
•
•
•
•
HDMI 1.4b
HDMI 2.0
USB 3.0
MHL
LVDS Interfaces
DisplayPort
PCI-Express®
eSata Interfaces
V-by-One® HS
Typical applications for TPDxE05U06 includes high
speed signal lines in HDMI 1.4b, HDMI 2.0, USB 3.0,
MHL, LVDS, DisplayPort, PCI-Express®, eSata, and
V-by-One® HS.
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
TPD1E05U06
X1SON (2)
0.60 mm × 1.00 mm
TPD4E05U06
USON (10)
2.50 mm × 1.00 mm
TPD6E05U06
USON (14)
3.50 mm × 1.35 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
TPD4E05U06 Functional Block Diagram
Simplified Schematic
TPD4E05U06
4
5
GND
GND
3
1
2
8
D0+
D1+
D1-
D2+
D2-
D1+
Connector
HDMI Controller
D0-
D1D2+
D2-
GND
CLK+
CLK-
GND
GND
TPD4E05U06
3
1
2
4
5
8
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
4
6
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6
6
6
6
6
7
8
Absolute Maximum Ratings ......................................
ESD Ratings—JEDEC Specification.........................
ESD Ratings—IEC Specification ..............................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 10
7.1 Overview ................................................................. 10
7.2 Functional Block Diagram ....................................... 10
7.3 Feature Description................................................. 11
7.4 Device Functional Modes........................................ 11
8
Application and Implementation ........................ 12
8.1 Application Information............................................ 12
8.2 Typical Applications ................................................ 12
9 Power Supply Recommendations...................... 16
10 Layout................................................................... 16
10.1 Layout Guidelines ................................................. 16
10.2 Layout Example .................................................... 16
11 Device and Documentation Support ................. 18
11.1
11.2
11.3
11.4
11.5
11.6
11.7
Documentation Support ........................................
Related Links ........................................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
18
18
18
18
18
18
19
12 Mechanical, Packaging, and Orderable
Information ........................................................... 19
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision K (November 2016) to Revision L
Page
•
Updated DPY pinout image. ................................................................................................................................................... 4
•
Updated title from TPD4E05U06 to TPD6E05U06 in Figure 13 .......................................................................................... 10
Changes from Revision J (March 2016) to Revision K
•
Page
Changed min value of VBR from "6 V" to "6.5 V" in the Electrical Characteristics table......................................................... 7
Changes from Revision I (June 2015) to Revision J
Page
•
Replaced all instances of X2SON with X1SON...................................................................................................................... 1
•
Update the Pin Functions table ............................................................................................................................................. 4
•
Added Power Supply Recommendations section................................................................................................................. 16
Changes from Revision H (May 2015) to Revision I
Page
•
Added Trademarks ................................................................................................................................................................ 1
•
Corrected TPD6E05U06 Pin 13 name ................................................................................................................................... 5
•
Corrected TLP definition ........................................................................................................................................................ 7
Changes from Revision G (July 2014) to Revision H
Page
•
Added Additional Application.................................................................................................................................................. 1
•
Updated with HDMI 2.0 Eye Diagrams................................................................................................................................. 13
2
Submit Documentation Feedback
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
Changes from Revision F (November 2013) to Revision G
Page
•
Added 61000-4-4 EFT compliance......................................................................................................................................... 1
•
Added Handling Ratings table. ............................................................................................................................................... 6
•
Added Thermal Information table. ......................................................................................................................................... 6
•
Added Detailed Description section. .................................................................................................................................... 10
•
Added Application and Implementation section. ................................................................................................................. 12
•
Added Layout section. ......................................................................................................................................................... 16
Changes from Original (December 2012) to Revision A
•
Page
Added TPS2EUSB30A part to document. .............................................................................................................................. 1
Changes from Revision A (December 2012) to Revision B
Page
•
Added Insertion Loss Graphic. ............................................................................................................................................... 9
•
Added Eye Diagrams............................................................................................................................................................ 13
Changes from Revision B (January 2013) to Revision C
Page
•
Changed IO Capacitance range ............................................................................................................................................. 1
•
Changed test conditions and typ values for Vclamp ................................................................................................................. 7
•
Added typ RDYN values for DQA and RVZ packages ............................................................................................................. 7
•
Added CL values for DQA and RVZ packages ....................................................................................................................... 7
•
Changed CURRENT vs VOLTAGE graphic ........................................................................................................................... 8
•
Changed Insertion Loss graphic............................................................................................................................................. 9
•
Changed HDMI Eye Diagrams ............................................................................................................................................. 13
Changes from Revision C (March 2013) to Revision D
Page
•
Updated Title. ......................................................................................................................................................................... 1
•
Removed Ordering Information table. .................................................................................................................................... 4
Changes from Revision D (August 2013) to Revision E
Page
•
Updated document formatting. ............................................................................................................................................... 1
•
Added additional application................................................................................................................................................... 1
Copyright © 2012–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
3
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
5 Pin Configuration and Functions
DPY Package
2-Pin X1SON
Top View
DQA Package
10-Pin USON
Top View
I/O
D1+
1
10
NC
D1–
2
9
NC
GND
3
8
GND
D2+
4
7
NC
D2–
5
6
NC
1
2
GND
RVZ Package
14-Pin USON
Top View
NC
1
14
D1+
NC
2
13
D1–
NC
3
12
D2+
NC
4
11
D2–
GND
5
10
GND
NC
6
9
D3+
NC
7
8
D3–
Pin Functions TPD1E05U06 DPY
PIN
NAME
NO.
TYPE
GND
2
Ground
I/O
1
I/O
(1)
DESCRIPTION
Ground; Connect to ground
ESD protected channel (1)
Place as close to the connector as possible.
Pin Functions TPD4E05U06 DQA
PIN
NAME
NO.
TYPE
DESCRIPTION
D1+
1
I/O
ESD protected channel (1)
D1–
2
I/O
ESD protected channel (1)
D2+
4
I/O
ESD protected channel (1)
D2–
5
I/O
ESD protected channel (1)
(1)
4
Place as close to the connector as possible.
Submit Documentation Feedback
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
Pin Functions TPD4E05U06 DQA (continued)
PIN
NAME
NO.
GND
3
GND
8
NC
6
NC
7
NC
9
NC
10
TYPE
Ground
—
DESCRIPTION
Ground; Connect to ground
Not connected; Used for optional straight-through routing. Can be left floating or grounded
Pin Functions TPD6E05U06 RVZ
PIN
NAME
NO.
TYPE
DESCRIPTION
D1+
14
I/O
ESD protected channel (1)
D1–
13
I/O
ESD protected channel (1)
D2+
12
I/O
ESD protected channel (1)
D2–
11
I/O
ESD protected channel (1)
D3+
9
I/O
ESD protected channel (1)
D3–
8
I/O
ESD protected channel (1)
GND
5
GND
10
NC
1
NC
2
NC
3
NC
4
NC
6
NC
7
(1)
Ground
—
Ground; Connect to ground
Not connected; Used for optional straight-through routing. Can be left floating or grounded
Place as close to the connector as possible.
Copyright © 2012–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
5
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings (1) (2) (3)
over operating free-air temperature range (unless otherwise noted)
MIN
Electrical fast
transient
Peak pulse
IEC 61000-4-4 (5/50 ns)
IEC 61000-4-5 Current (tp – 8/20 µs)
(4)
IEC 61000-4-5 Power (tp – 8/20 µs) (4)
MAX
UNIT
80
A
2.5
A
40
W
TA
Operating temperature
–40
125
°C
Tstg
Storage temperature
–65
155
°C
(1)
(2)
(3)
(4)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Absolute maximum ratings apply over recommended junction temperature range.
Voltages are with respect to GND unless otherwise noted.
Measured at 25°C.
6.2 ESD Ratings—JEDEC Specification
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001
(1)
UNIT
±4000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
V
±1500
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 500-V HBM is possible with the necessary precautions. Pins listed as ±4000 V may actually have higher performance.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1500 V may actually have higher performance.
6.3 ESD Ratings—IEC Specification
VALUE
V(ESD)
Electrostatic discharge
IEC 61000-4-2 contact discharge
±12000
IEC 61000-4-2 air-gap discharge
±15000
UNIT
V
6.4 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
VIO
Input pin voltage
TA
Operating free-air temperature
MIN
MAX
0
5.5
UNIT
V
–40
125
°C
6.5 Thermal Information
THERMAL METRIC (1)
TPD1E05U06
TPD4E05U06
TPD6E05U06
DPY (X1SON)
DQA (USON)
RVZ (USON)
2 PINS
10 PINS
14 PINS
697.3
327
197.9
°C/W
UNIT
RθJA
Junction-to-ambient thermal resistance
RθJC(top)
Junction-to-case (top) thermal resistance
471
189.5
119.1
°C/W
RθJB
Junction-to-board thermal resistance
575.9
257.7
92.6
°C/W
ψJT
Junction-to-top characterization parameter
175.7
60.9
22
°C/W
ψJB
Junction-to-board characterization parameter
575.1
257
91.6
°C/W
(1)
6
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
6.6 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
VRWM
Reverse stand-off voltage
IIO < 10 µA
VBR
Break-down voltage
IIO = 1 mA
Vclamp
Clamp voltage
MIN
6.5
I = 1 A, TLP, I/O to ground (1)
10
I = 5 A, TLP, I/O to ground (1)
14
(1)
3
I = 1 A, TLP, ground to I/O
I = 5 A, TLP, ground to I/O (1)
ILEAK
RDYN
Leakage current
TYP
UNIT
5.5
V
8.5
V
V
7
VIO = 2.5 V
0.01
(2)
0.8
DPY package dynamic
resistance
I/O to GND
GND to I/O (2)
0.8
DQA package dynamic
resistance
I/O to GND (2)
0.8
(2)
0.8
RVZ package dynamic
resistance
I/O to GND (2)
0.8
GND to I/O (2)
0.8
GND to I/O
MAX
10
nA
Ω
Ω
Ω
Capacitance
ΔCIO-TOGND
CCROSS
(1)
(2)
(3)
VIO = 2.5 V, f = 1 MHz,
I/O to GND
Line capacitance (3)
CL
TPD1E05U06 DPY
package
0.42
TPD4E05U06 DQA
package
0.5
TPD6E05U06 RVZ
package
0.47
pF
Variation of channel input
capacitance
GND Pin = 0 V, F = 1 GHz, VBIAS = 2.5 V,
channel_x pin to GND – channel_y pin to GND
0.05
0.07
pF
Channel to channel input
capacitance
GND Pin = 0 V, F = 1 GHz, VBIAS = 2.5 V, between
channel pins
0.01
0.06
pF
Transmission Line Pulse (TLP) with 100 ns width, 200 ps rise time.
Extraction of RDYN using least squares fit of TLP characteristics between I = 10 A and I = 20 A.
Capacitance data is taken at 25°C.
Copyright © 2012–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
7
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
6.7 Typical Characteristics
3.5
1.0
0.8
50
Current
Power
3.0
45
40
0.6
2.5
0.2
0.0
±0.2
±0.4
35
Power (W)
Current (A)
Current (mA)
0.4
30
2.0
25
1.5
20
15
1.0
10
±0.6
0.5
±0.8
5
0
0.0
±1.0
±2
0
±1
1
2
3
4
5
6
7
8
9
Voltage (V)
10
0
±5
5
10
15
20
25
30
35
40
45
50
Time ( s)
C001
Figure 1. DC Voltage Sweep I-V Curve
C002
Figure 2. Surge Curve (tp = 8/20 μs), Pin IO to GND
25
35
30
20
20
Current (A)
Current (A)
25
15
10
5
15
10
5
0
0
±5
0
5
10
15
20
25
30
35
Voltage (V)
0
40
5
10
15
20
25
Voltage (V)
C003
Figure 3. Positive TLP Plot IO to GND
C008
Figure 4. Negative TLP Plot IO to GND
300
80
70
250
Voltage (V)
Current (pA)
60
200
150
100
50
40
30
20
10
50
0
0
±10
±40
±20
0
20
40
60
80
100
Temperature (ƒC)
Figure 5. Leakage vs Temperature
8
Submit Documentation Feedback
120
0
25
50
75
100
125
150
Time (ns)
C004
175
200
C005
Figure 6. 8-kV IEC Waveform
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
Typical Characteristics (continued)
10
0
0
±1
±2
±10
±3
Insertion Loss (dB)
Voltage (V)
±20
±30
±40
±50
±60
±4
±5
±6
±7
±8
±9
±70
±10
±80
±11
±90
0
25
50
75
100
125
150
175
Time (ns)
200
±12
100k
Figure 7. –8-kV IEC Waveform
100M
1G
1000M
10G
10000M
C007
Figure 8. TPD1E05U06 Insertion Loss
0
±1
±1
Insertion Loss (dB)
Insertion Loss (dB)
10M
Frequency (Hz)
0
±2
±3
±4
±5
±6
100k
1M
C006
±2
±3
±4
±5
1M
10M
100M
1G
1000M
Frequency (Hz)
Figure 9. TPD4E05U06 Insertion Loss
Copyright © 2012–2017, Texas Instruments Incorporated
10G
10000M
C009
±6
100k
1M
10M
100M
1G
1000M
10G
10000M
Frequency (Hz)
C010
Figure 10. TPD6E05U06 Insertion Loss
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
9
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
7 Detailed Description
7.1 Overview
The TPDxE05U06 is a family of unidirectional Transient Voltage Suppressor (TVS) based Electrostatic Discharge
(ESD) protection diodes with ultra-low capacitance. Each device can dissipate ESD strikes above the maximum
level specified by the IEC 61000-4-2 international standard. The TPDxE05U06s ultra-low loading capacitance
makes it ideal for protecting any high-speed signal pins.
7.2 Functional Block Diagram
I/O
GND
Figure 11. TPD1E05U06 Block Diagram
D1+
D1-
D2+
D2-
GND
Figure 12. TPD4E05U06 Block Diagram
D1+
D1-
D2+
D2-
D3+
D3-
GND
Figure 13. TPD6E05U06 Block Diagram
10
Submit Documentation Feedback
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
7.3 Feature Description
The TPDxE05U06 is a family of unidirectional Transient Voltage Suppressor (TVS) Electrostatic Discharge (ESD)
protection diodes with ultra-low capacitance. Each device can dissipate ESD strikes above the maximum level
specified by the IEC 61000-4-2 international standard. The TPDxE05U06s ultra-low loading capacitance makes it
ideal for protecting any high-speed signal pins.
7.3.1 ±15-kV IEC61000-4-2 Level 4 ESD Protection
The I/O pins can withstand ESD events up to ±12-kV contact and ±15-kV air. An ESD-surge clamp diverts the
current to ground.
7.3.2 IEC61000-4-4 EFT Protection
The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50-Ω
impedance). An ESD-surge clamp diverts the current to ground. This has been validated on the TPD4E05U06
only.
7.3.3 IEC61000-4-5 Surge Protection
The I/O pins can withstand surge events up to 2.5 A and 40 W (8/20 µs waveform). An ESD-surge clamp diverts
this current to ground.
7.3.4 I/O Capacitance
The capacitance between each I/O pin to ground is 0.42 pF (TPD1E05U06), 0.5 pF (TPD4E05U06) or 0.47 pF
(TPD6E05U06). These devices support data rates up to 6 Gbps.
7.3.5 DC Breakdown Voltage
The DC breakdown voltage of each I/O pin is a minimum of 6 V. This ensures that sensitive equipment is
protected from surges above the reverse standoff voltage of 5 V.
7.3.6 Ultra-Low Leakage Current
The I/O pins feature an ultra-low leakage current of 10 nA (max) with a bias of 2.5 V.
7.3.7 Low ESD Clamping Voltage
The I/O pins feature an ESD clamp that is capable of clamping the voltage to 10 V (IPP = 1 A).
7.3.8 Industrial Temperature Range
This device features an industrial operating range of –40°C to +125°C.
7.3.9 Easy Flow-Through Routing
The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers
flow-through routing, requiring minimal modification to an existing layout.
7.4 Device Functional Modes
The TPDxE05U06 is a passive integrated circuit that triggers when voltages are above VBR or below the lower
diodes Vf (–0.6 V). During ESD events, voltages as high as ±15 kV (air) can be directed to ground via the internal
diode network. When the voltages on the protected line fall below the trigger levels of TPDxE05U06 (usually
within 10s of nano-seconds) the device reverts to passive.
Copyright © 2012–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
11
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TPDxE05U06 is a diode type TVS which is typically used to provide a path to ground for dissipating ESD
events on hi-speed signal lines between a human interface connector and a system. As the current from ESD
passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to
the protected IC. The low RDYN of the triggered TVS holds this voltage, VCLAMP, to a safe level for the protected
IC.
8.2 Typical Applications
8.2.1 HDMI 2.0 Application
TPD4E05U06DQA
HOT PLUG 1
UTILITY 2
D2+
1
10
D2-
2
9
3
8
4
7
5
6
UTI_CON
TMDS D2+ 3
D2-
5V Source
D1+
D1+
TMDS_GND 4
D2+
D1-
D1-
TMDS D2- 5
HDMI Connector
TMDS D1+ 6
TPD4E05U06DQA
TMDS_GND 7
TMDS D1- 8
D0+
1
10
D0-
2
9
3
8
4
7
5
6
D0+
D0-
TMDS D0+ 9
TMDS_GND 10
CLK+
TMDS D0- 11
CLK-
CLK+
CLK-
TMDS CLK+ 12
TMDS_GND 13
TPD5S116YFF
TMDS CLK- 14
CEC 15
CEC_CON
DDC/CEC GND 16
SCL_CON
SCL 17
SDA_CON
SDA 18
EN
GND 20
SDA_SYS
5V_SYS
HPD_CON
0.1 µF
SCL_SYS
VCCA
5V_CON
P 5V0 19
HDMI Controller
CEC_SYS
UTI_CON
HPD_SYS
GND
0.1 µF
UTI_CON
Figure 14. HDMI 2.0 Schematic
12
Submit Documentation Feedback
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
Typical Applications (continued)
8.2.1.1 Design Requirements
For this design example, the two TPD4E05U06 devices, and a TPD5S116 are being used in an HDMI 2.0
application. This provides a complete port protection scheme.
Given the HDMI 2.0 application, the parameters listed in Table 1 are known.
Table 1. Design Parameters
DESIGN PARAMETER
VALUE
Signal range on pins 1, 2, 4, or 5
0 V to 5 V
Operating frequency
3 GHz
8.2.1.2 Detailed Design Procedure
8.2.1.2.1 Signal Range on Pin 1, 2, 4, or 5
The TPD4E05U06 has 4 identical protection channels for signal lines. The symmetry of the device provides
flexibility when selecting which of the 4 I/O channels is going to protect which signal lines. Any I/O supports a
signal range of 0 to 5.5 V.
8.2.1.3 Application Curves
Figure 15. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram
Unpopulated EVM
Figure 16. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram
TPD1E05U06
Figure 17. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram
TPD4E05U06
Figure 18. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram
TPD6E05U06
Copyright © 2012–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
13
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
Figure 19. 6-Gbps HDMI 2.0 (TP1) Eye Diagram
Unpopulated EVM
Figure 20. 6-Gbps HDMI 2.0 (TP1) Eye Diagram
TPD1E05U06
Figure 21. 6-Gbps HDMI 2.0 (TP1) Eye Diagram
TPD4E05U06
Figure 22. 6-Gbps HDMI 2.0 (TP1) Eye Diagram
TPD6E05U06
8.2.2 HDMI 2.0 Application
1
TPD1E05U06
1
TPD1E05U06
1
TPD1E05U06
2
1
GND
2
GND
GND
GND
TPD1E05U06
2
2
D0D1+
Connector
HDMI 2.0 Controller
D0+
D1D2+
D2CLK+
CLK1
TPD1E05U06
1
2
GND
2
1
TPD1E05U06
GND
2
1
TPD1E05U06
GND
GND
TPD1E05U06
2
Figure 23. HDMI 2.0 Schematic
14
Submit Documentation Feedback
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
8.2.2.1 Design Requirements
For this design example, the TPD1E05U06 and the TPD5S116 are used to protect the data pairs and control
lines of the HDMI 2.0 connection. This provides full HDMI 2.0 port protection.
Given the HDMI 2.0 application, the following parameters in Table 2 are known.
Table 2. Design Parameters
DESIGN PARAMETER
VALUE
Signal range on data lines
0 V to 5 V
Operating frequency
3 GHz
8.2.2.2 Detailed Design Procedure
8.2.2.2.1 Signal Range
The TPD1E05U06 has 1 protection channel for signal lines, supporting a signal range of 0 V to 5.5 V.
8.2.2.2.2 Operating Frequency
The TPD1E05U06 has 0.42 pF of capacitance, which supports HDMI 2.0 data rates.
8.2.2.3 Application Curves
Refer to the Application Curves section.
Copyright © 2012–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
15
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
9 Power Supply Recommendations
This device is a passive ESD protection device and there is no need to power it. Care must be taken to make
sure that the maximum voltage specifications for each line are not violated.
10 Layout
10.1 Layout Guidelines
•
•
•
The optimum placement is as close to the connector as possible.
– EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces,
resulting in early system failures.
– The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces
away from the protected traces which are between the TVS and the connector.
Route the protected traces as straight as possible.
Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded
corners with the largest radii possible.
– Electric fields tend to build up on corners, increasing EMI coupling.
10.2 Layout Example
10.2.1 TPD4E05U06 Layout Example
This application is typical of an HDMI 1.4 layout.
Clk+
Clk-
D0+
D0-
D1+
D1-
D2+
D2-
VIA to GND Plane
D0+
NC
NC
NC
D1-
NC
D0-
D0+
NC
GND
D0-
GND
GND
GND
NC
NC
D1+
NC
D1+
D1-
Figure 24. TPD4E05U06 Layout
16
Submit Documentation Feedback
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
Layout Example (continued)
10.2.2 TPD1E05U06 Layout Example
This application is typical of an HDMI 2.0 layout.
Clk+
Clk-
GND
GND
I/O
I/O
D0+
D0I/O
GND
I/O
I/O
GND
I/O
GND
I/O
GND
I/O
GND
GND
D2+
D2-
D1+
D1-
VIA to GND Plane
Figure 25. TPD1E05U06 Layout
Copyright © 2012–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
17
TPD1E05U06, TPD4E05U06, TPD6E05U06
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
www.ti.com
11 Device and Documentation Support
11.1 Documentation Support
11.1.1 Related Documentation
For related documentation see the following:
• Reading and Understanding an ESD Protection Datasheet
• ESD Layout Guide
• TPD6E05U06RVZ EVM User's Guide
• Picking ESD Diodes for Ultra High-Speed Data Lines
• ESD PROTECTION DIODES EVM
• TPD1E05U06DPY EVM User's Guide
• TPD4E05U06DQA EVM User's Guide
11.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 3. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPD1E05U06
Click here
Click here
Click here
Click here
Click here
TPD4E05U06
Click here
Click here
Click here
Click here
Click here
TPD6E05U06
Click here
Click here
Click here
Click here
Click here
11.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates—including silicon errata—go to the product folder for your
device on ti.com. In the upper right-hand corner, click the Alert me button. This registers you to receive a weekly
digest of product information that has changed (if any). For change details, check the revision history of any
revised document.
11.4 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.5 Trademarks
E2E is a trademark of Texas Instruments.
PCI-Express is a registered trademark of PCI-SIG .
V-by-One is a registered trademark of Thine Electronics, Inc.
All other trademarks are the property of their respective owners.
11.6 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
18
Submit Documentation Feedback
Copyright © 2012–2017, Texas Instruments Incorporated
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
TPD1E05U06, TPD4E05U06, TPD6E05U06
www.ti.com
SLVSBO7L – DECEMBER 2012 – REVISED JANUARY 2017
11.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Copyright © 2012–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TPD1E05U06 TPD4E05U06 TPD6E05U06
19
PACKAGE OPTION ADDENDUM
www.ti.com
17-May-2018
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
TPD1E05U06DPYR
ACTIVE
X1SON
DPY
2
10000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(BK, C1, C6)
C2
TPD1E05U06DPYT
ACTIVE
X1SON
DPY
2
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(BK, C1, C6)
C2
TPD4E05U06DQAR
ACTIVE
USON
DQA
10
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(BLG, BRG)
BRY
TPD6E05U06RVZR
ACTIVE
USON
RVZ
14
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 125
(BV, BVY)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
17-May-2018
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF TPD1E05U06, TPD4E05U06 :
• Automotive: TPD1E05U06-Q1, TPD4E05U06-Q1
NOTE: Qualified Version Definitions:
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Oct-2019
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TPD1E05U06DPYR
X1SON
DPY
2
10000
180.0
9.5
0.66
1.15
0.66
2.0
8.0
Q1
TPD1E05U06DPYR
X1SON
DPY
2
10000
180.0
8.4
0.07
1.1
0.47
2.0
8.0
Q1
TPD1E05U06DPYT
X1SON
DPY
2
250
180.0
8.4
0.07
1.1
0.47
2.0
8.0
Q1
TPD1E05U06DPYT
X1SON
DPY
2
250
180.0
9.5
0.66
1.15
0.66
2.0
8.0
Q1
TPD4E05U06DQAR
USON
DQA
10
3000
180.0
9.5
1.18
2.68
0.72
4.0
8.0
Q1
TPD4E05U06DQAR
USON
DQA
10
3000
180.0
8.4
1.23
2.7
0.6
4.0
8.0
Q1
TPD4E05U06DQAR
USON
DQA
10
3000
180.0
9.5
1.23
2.7
0.7
4.0
8.0
Q1
TPD6E05U06RVZR
USON
RVZ
14
3000
180.0
13.2
1.65
3.8
0.7
4.0
12.0
Q1
TPD6E05U06RVZR
USON
RVZ
14
3000
178.0
13.5
1.6
3.75
0.7
4.0
12.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Oct-2019
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPD1E05U06DPYR
X1SON
DPY
2
10000
184.0
184.0
19.0
TPD1E05U06DPYR
X1SON
DPY
2
10000
203.2
196.8
33.3
TPD1E05U06DPYT
X1SON
DPY
2
250
203.2
196.8
33.3
TPD1E05U06DPYT
X1SON
DPY
2
250
184.0
184.0
19.0
TPD4E05U06DQAR
USON
DQA
10
3000
189.0
185.0
36.0
TPD4E05U06DQAR
USON
DQA
10
3000
203.2
196.8
33.3
TPD4E05U06DQAR
USON
DQA
10
3000
184.0
184.0
19.0
TPD6E05U06RVZR
USON
RVZ
14
3000
184.0
184.0
19.0
TPD6E05U06RVZR
USON
RVZ
14
3000
189.0
185.0
36.0
Pack Materials-Page 2
PACKAGE OUTLINE
DQA0010A
USON - 0.55 mm max height
SCALE 6.000
PLASTIC SMALL OUTLINE - NO LEAD
1.1
0.9
B
A
PIN 1 INDEX AREA
2.6
2.4
C
0.55 MAX
SEATING PLANE
(0.13) TYP
0.08 C
5
0.05
0.00
6
4X 0.5
(R0.125)
2X
2
2X
1
PIN 1 ID
(OPTIONAL)
0.45
0.35
0.1
0.05
C A
B
10
8X
10X
0.43
0.30
0.25
0.15
0.1
0.05
C A
C
B
4220328/A 12/2015
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
EXAMPLE BOARD LAYOUT
DQA0010A
USON - 0.55 mm max height
PLASTIC SMALL OUTLINE - NO LEAD
10X (0.565)
1
10
8X (0.2)
SYMM
2X (0.4)
4X (0.5)
6
5
(R0.05) TYP
SYMM
(0.835)
LAND PATTERN EXAMPLE
SCALE:30X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
SOLDER MASK
OPENING
METAL
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
OPENING
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4220328/A 12/2015
NOTES: (continued)
3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
www.ti.com
EXAMPLE STENCIL DESIGN
DQA0010A
USON - 0.55 mm max height
PLASTIC SMALL OUTLINE - NO LEAD
10X (0.565)
1
10
8X (0.2)
METAL
TYP
SYMM
3
8
2X (0.36)
4X (0.5)
6
5
(R0.05) TYP
SYMM
(0.835)
SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
EXPOSED PADS 3 & 8:
90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:40X
4220328/A 12/2015
NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertising