Texas Instruments | ISO7721B High-Speed, Robust EMC, Basic Insulation Dual-Channel Digital Isolator (Rev. A) | Datasheet | Texas Instruments ISO7721B High-Speed, Robust EMC, Basic Insulation Dual-Channel Digital Isolator (Rev. A) Datasheet

Texas Instruments ISO7721B High-Speed, Robust EMC, Basic Insulation Dual-Channel Digital Isolator (Rev. A) Datasheet
Product
Folder
Order
Now
Support &
Community
Tools &
Software
Technical
Documents
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
ISO7721B High-Speed, Robust EMC, Basic Insulation Dual-Channel Digital Isolator
1 Features
3 Description
•
•
The ISO7721B device is a high-performance, dualchannel digital isolator with 5000 VRMS isolation
ratings per UL 1577 and 8000 VPK basic insulation
according to VDE.
1
•
•
•
•
•
•
•
•
•
100 Mbps data rate
Robust isolation barrier:
– >100-Year projected lifetime at 1 kVRMS
working voltage
– Up to 5000 VRMS isolation rating
– ±100 kV/µs typical CMTI
Wide supply range: 2.25 V to 5.5 V
2.25-V to 5.5-V level translation
Default output high (ISO7721B) and low
(ISO7721FB) options
Wide temperature range: –55°C to +125°C
Low power consumption, typical 1.7 mA per
channel at 1 Mbps
Low propagation delay: 11 ns typical
(5-V Supplies)
Robust electromagnetic compatibility (EMC)
– System-Level ESD, EFT, and surge immunity
– ±8 kV IEC 61000-4-2 contact discharge
protection across isolation barrier
– Low emissions
Wide-SOIC (DW-16) package
Safety-related certifications:
– VDE Basic insulation according to DIN V VDE
V 0884-11:2017-01
– UL 1577 component recognition program
– CSA certification per IEC 60950-1, IEC 623681, and IEC 61010-1 end equipment standards
– CQC certification per GB4943.1-2011
– TUV Certification according to EN 60950-1 and
EN 61010-1
– CQC certification planned; all other
certifications complete
2 Applications
•
•
•
•
•
Industrial automation
Motor control
Power supplies
Solar inverters
Medical equipment
The ISO7721B device provides high electromagnetic
immunity and low emissions at low power
consumption, while isolating CMOS or LVCMOS
digital I/Os. Each isolation channel has a logic input
and output buffer separated by a silicon dioxide
(SiO2) insulation barrier. The ISO7721B device has
both channels in the opposite direction. In the event
of input power or signal loss, the default output is
high for device without suffix F and low for device
with suffix F. See the Device Functional Modes
section for further details.
Used in conjunction with isolated power supplies, this
device helps prevent noise currents on data buses,
such as RS-485, RS-232, and CAN, or other circuits
from entering the local ground and interfering with or
damaging sensitive circuitry. Through innovative chip
design and layout techniques, the electromagnetic
compatibility of the ISO7721B device has been
significantly enhanced to ease system-level ESD,
EFT, surge, and emissions compliance. The
ISO7721B device is available in 16-pin SOIC widebody (DW) package.
Device Information(1)
PART NUMBER
ISO7721B
PACKAGE
SOIC (16)
BODY SIZE (NOM)
10.30 mm × 7.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
VCCO
VCCI
Series Isolation
Capacitors
INx
OUTx
GNDI
GNDO
Copyright © 2016, Texas Instruments Incorporated
VCCI=Input supply, VCCO=Output supply
GNDI=Input ground, GNDO=Output ground
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6.9
6.10
6.11
6.12
6.13
6.14
6.15
6.16
6.17
6.18
1
1
1
2
3
4
Absolute Maximum Ratings ..................................... 4
ESD Ratings.............................................................. 4
Recommended Operating Conditions....................... 4
Thermal Information .................................................. 5
Power Ratings........................................................... 5
Insulation Specifications............................................ 6
Safety-Related Certifications..................................... 7
Safety Limiting Values .............................................. 7
Electrical Characteristics—5-V Supply ..................... 8
Supply Current Characteristics—5-V Supply .......... 8
Electrical Characteristics—3.3-V Supply ................ 9
Supply Current Characteristics—3.3-V Supply ....... 9
Electrical Characteristics—2.5-V Supply .............. 10
Supply Current Characteristics—2.5-V Supply ..... 10
Switching Characteristics—5-V Supply................. 11
Switching Characteristics—3.3-V Supply.............. 11
Switching Characteristics—2.5-V Supply.............. 11
Insulation Characteristics Curves ......................... 12
6.19 Typical Characteristics .......................................... 13
7
8
Parameter Measurement Information ................ 14
Detailed Description ............................................ 15
8.1
8.2
8.3
8.4
9
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
15
15
16
17
Application and Implementation ........................ 18
9.1 Application Information............................................ 18
9.2 Typical Application .................................................. 18
10 Power Supply Recommendations ..................... 21
11 Layout................................................................... 21
11.1 Layout Guidelines ................................................. 21
11.2 Layout Example .................................................... 21
12 Device and Documentation Support ................. 22
12.1
12.2
12.3
12.4
12.5
12.6
Documentation Support .......................................
Receiving Notification of Documentation Updates
Community Resource............................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
22
22
22
22
22
22
13 Mechanical, Packaging, and Orderable
Information ........................................................... 22
13.1 Package Option Addendum .................................. 26
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (April 2018) to Revision A
Page
•
Made editorial and cosmetic changes throughout the document ........................................................................................... 1
•
Changed From: "Isolation Barrier Life: >40 Years" To:">100-Year Projected Lifetime at 1 kVRMS Working Voltage" in
Features.................................................................................................................................................................................. 1
•
Added "Up to 5000 VRMS Isolation Rating" in Features ......................................................................................................... 1
•
Added "±8 kV IEC 61000-4-2 Contact Discharge Protection across Isolation Barrier" in Features....................................... 1
•
Changed From: "All Certifications Planned" To: "CQC Certification Planned; All Other Certifications Complete" in ........... 1
•
Changed Simplified Schematic to show two isolation capacitors in series instead of a single capacitor .............................. 1
•
Added "Contact discharge per IEC 61000-4-2" specification of ±8000 V in ESD Ratings table ........................................... 4
•
Added table note to Data rate specification in Recommended Operating Conditions table .................................................. 4
•
Updated certification information in Safety-Related Certifications table................................................................................. 7
•
Deleted "EN" from Figure 11 ............................................................................................................................................... 14
•
Updated Figure 14 by fixing ground symbols of "Input (Devices with F suffix)" schematic.................................................. 17
•
Added "How to use isolation to improve ESD, EFT and Surge immunity in industrial systems" application report link
in Related Documentation section........................................................................................................................................ 22
2
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
5 Pin Configuration and Functions
ISO7721B DW Package
16-Pin SOIC
Top View
GND1 1
16 GND2
2
15
VCC1
3
14 VCC2
ISOLATION
NC
OUTA 4
13
NC
INA
INB
5
NC
6
11
NC
GND1 7
10
NC
NC
12 OUTB
8
9 GND2
Pin Functions
PIN NAME
GND1
GND2
PIN NO.
I/O
1, 7
—
Ground connection for VCC1
—
Ground connection for VCC2
9
16
DESCRIPTION
INA
13
I
Input, channel A
INB
5
I
Input, channel B
2
6
NC
8
10
—
Not connected
11
15
OUTA
4
O
Output, channel A
OUTB
12
O
Output, channel B
VCC1
3
—
Power supply, VCC1
VCC2
14
—
Power supply, VCC2
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
3
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
See
(1)
.
Supply voltage (2)
VCC1, VCC2
MIN
MAX
–0.5
6
V
Voltage at INx, OUTx
–0.5
IO
Output current
–15
TJ
Junction temperature
Tstg
Storage temperature
(1)
(2)
(3)
VCC + 0.5
–65
UNIT
V
(3)
V
15
mA
150
°C
150
°C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak
voltage values.
Maximum voltage must not exceed 6 V.
6.2 ESD Ratings
VALUE
UNIT
(1)
±6000
V
Charged device model (CDM), per JEDEC specification JESD22-C101,
all pins (2)
±1500
V
Contact discharge per IEC 61000-4-2; Isolation barrier withstand
test (3) (4)
±8000
V
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins
VESD
(1)
(2)
(3)
(4)
Electrostatic discharge
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.
6.3 Recommended Operating Conditions
MIN
NOM
MAX
5.5
V
2
2.25
V
VCC1, VCC2
Supply voltage
VCC(UVLO+)
UVLO threshold when supply voltage is rising
VCC(UVLO-)
UVLO threshold when supply voltage is falling
1.7
1.8
V
VHYS(UVLO)
Supply voltage UVLO hysteresis
100
200
mV
IOH
IOL
High-level output current
Low-level output current
2.25
UNIT
VCCO (1) = 5 V
–4
VCCO = 3.3 V
–2
VCCO = 2.5 V
–1
mA
VCCO = 5 V
4
VCCO = 3.3 V
2
VCCO = 2.5 V
1
mA
VIH
High-level input voltage
0.7 × VCCI (1)
VCCI
VIL
Low-level input voltage
0
0.3 × VCCI
DR
Data rate
0
100
Mbps
TA
Ambient temperature
125
°C
(1)
4
–55
25
V
V
VCCI = Input-side VCC; VCCO = Output-side VCC.
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
6.4 Thermal Information
ISO7721B
THERMAL METRIC (1)
DW (SOIC)
UNIT
16 PINS
RθJA
Junction-to-ambient thermal resistance
86.5
°C/W
RθJC(top)
Junction-to-case(top) thermal resistance
49.6
°C/W
RθJB
Junction-to-board thermal resistance
49.7
°C/W
ψJT
Junction-to-top characterization parameter
32.3
°C/W
ψJB
Junction-to-board characterization parameter
49.2
°C/W
RθJC(bottom)
Junction-to-case(bottom) thermal resistance
n/a
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
6.5 Power Ratings
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
100
mW
PD
Maximum power dissipation
VCC1 = VCC2 = 5.5 V, TJ = 150°C, CL = 15 pF,
input a 50 MHz 50% duty cycle square wave
PD1
Maximum power dissipation by side-1
VCC1 = VCC2 = 5.5 V, TJ = 150°C, CL = 15 pF,
input a 50 MHz 50% duty cycle square wave
50
mW
PD2
Maximum power dissipation by side-2
VCC1 = VCC2 = 5.5 V, TJ = 150°C, CL = 15 pF,
input a 50 MHz 50% duty cycle square wave
50
mW
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
5
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
6.6 Insulation Specifications
VALUE
UNIT
External clearance
PARAMETER
(1)
Shortest terminal-to-terminal distance through air
>8
mm
CPG
External creepage
(1)
Shortest terminal-to-terminal distance across the package
surface
>8
mm
DTI
Distance through the insulation
Minimum internal gap (internal clearance)
>21
μm
CTI
Comparative tracking index
DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A
>600
V
Material group
According to IEC 60664-1
CLR
TEST CONDITIONS
I
Rated mains voltage ≤ 150 VRMS
I–IV
Rated mains voltage ≤ 300 VRMS
I–IV
Rated mains voltage ≤ 600 VRMS
I–IV
Rated mains voltage ≤ 1000 VRMS
I–III
Maximum repetitive peak isolation voltage
AC voltage (bipolar)
1414
VPK
Maximum working isolation voltage
AC voltage; Time dependent dielectric breakdown (TDDB)
test
1000
VRMS
DC voltage
1414
VDC
8000
VPK
6000
VPK
Overvoltage category per IEC 60664-1
DIN V VDE V 0884-11:2017-01 (2)
VIORM
VIOWM
VIOTM
Maximum transient isolation voltage
VTEST = VIOTM = 8000 VPK, t = 60 s (qualification);
VTEST = 1.2 x VIOTM = 9600 VPK, t = 1 s (100% production)
VIOSM
Maximum surge isolation voltage (3)
Test method per IEC 60065, 1.2/50 µs waveform,
VTEST = 1.3 × VIOSM = 7800 VPK (qualification)
qpd
Apparent charge
(4)
Barrier capacitance, input to output (5)
CIO
Isolation resistance (5)
RIO
Method a, After Input/Output safety test subgroup 2/3,
Vini = VIOTM = 8000 VPK, tini = 60 s;
Vpd(m) = 1.2 × VIORM = 1697 VPK, tm = 10 s
≤5
Method a, After environmental tests subgroup 1,
Vini = VIOTM = 8000 VPK, tini = 60 s;
Vpd(m) = 1.2 × VIORM = 1697 VPK, tm = 10 s
≤5
Method b1; At routine test (100% production) and
preconditioning (type test),
Vini = 1.2 x VIOTM = 9600 VPK, tini = 1 s;
Vpd(m) = 1.5 × VIORM = 2121 VPK, tm = 1 s
≤5
VIO = 0.4 × sin (2πft), f = 1 MHz
~0.5
VIO = 500 V, TA = 25°C
>1012
VIO = 500 V, 100°C ≤ TA ≤ 125°C
>1011
VIO = 500 V at TS = 150°C
>109
Pollution degree
2
Climatic category
55/125/21
pC
pF
Ω
UL 1577
VISO
(1)
(2)
(3)
(4)
(5)
6
Withstanding isolation voltage
VTEST = VISO = 5000 VRMS, t = 60 s(qualification);
VTEST = 1.2 × VISO = 6000 VRMS, t = 1 s (100% production)
5000
VRMS
Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care
should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on
the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases.
Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall
be ensured by means of suitable protective circuits.
Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
Apparent charge is electrical discharge caused by a partial discharge (pd).
All pins on each side of the barrier tied together creating a two-terminal device.
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
6.7 Safety-Related Certifications
VDE
CSA
Certified according to
DIN V VDE V 088411:2017-01 and DIN EN
61010-1 (VDE 04111):2011-07
UL
Certified according to IEC
60950-1, IEC 62368-1, and
IEC 61010-1
Basic Insulation
Maximum transient
isolation voltage, 8000
VPK ;
Maximum repetitive peak
isolation voltage, 1414
VPK ;
Maximum surge isolation
voltage, 6000 VPK
Basic insulation per CSA
60950-1-07+A1+A2, IEC
60950-1 2nd Ed.+A1+A2,
CSA 62368-1-14 and IEC
62368-1:2014, 800 VRMS
max working voltage;
Basic insulation per CSA
61010-1-12+A1 and IEC
61010-1 3rd Ed, 600 VRMS
max working voltage
Single protection, 5000
VRMS;
700 VRMS maximum
working voltage, Altitude ≤
5000 m, Tropical Climate
5000 VRMS insulation per
EN 61010-1:2010 (3rd Ed)
up to working voltage of
600 VRMS;
5000 VRMS insulation per
EN 60950-1:2006/A2:2013
up to working voltage of
800 VRMS
Certificate number:
40047657
Master contract number:
220991
File number: E181974
Certification planned
Client ID number: 77311
Recognized under UL
1577 Component
Recognition Program
CQC
TUV
Certified according to EN
Plan to certify according to 61010-1:2010 (3rd Ed)
GB4943.1-2011
and EN 609501:2006/A2:2013
6.8 Safety Limiting Values
Safety limiting (1) intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure
of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat
the die and damage the isolation barrier potentially leading to secondary system failures.
PARAMETER
IS
Safety input, output, or supply
current
PS
Safety input, output, or total
power
TS
Maximum safety temperature
(1)
TEST CONDITIONS
MIN
TYP MAX
RθJA = 86.5 °C/W, VI = 5.5 V, TJ = 150°C, TA = 25°C, see Figure 1
263
RθJA = 86.5 °C/W, VI = 3.6 V, TJ = 150°C, TA = 25°C, see Figure 1
401
RθJA = 86.5 °C/W, VI = 2.75 V, TJ = 150°C, TA = 25°C, see Figure 1
525
RθJA = 86.5 °C/W, TJ = 150°C, TA = 25°C, see Figure 2
UNIT
mA
1445
mW
150
°C
The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-toair thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-toair thermal resistance in the Thermal Information is that of a device installed on a high-K test board for leaded surface-mount packages.
The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature
plus the power times the junction-to-air thermal resistance.
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
7
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
6.9 Electrical Characteristics—5-V Supply
VCC1 = VCC2 = 5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
VCCO (1) –
0.4
4.8
VOH
High-level output voltage
IOH = –4 mA; see Figure 9
VOL
Low-level output voltage
IOL = 4 mA; see Figure 9
VIT+(IN)
Rising input threshold voltage
VIT-(IN)
Falling input threshold voltage
0.3 x VCCI
0.4 x VCCI
VI(HYS)
Input threshold voltage hysteresis
0.1 × VCCI
0.2 × VCCI
IIH
High-level input current
VIH = VCCI (1) at INx
IIL
Low-level input current
VIL = 0 V at INx
CMTI
Common-mode transient
immunity
VI = VCCI or 0 V, VCM = 1200 V; see Figure 11
CI
Input Capacitance (2)
VI = VCC/ 2 + 0.4 × sin(2πft), f = 1 MHz, VCC = 5 V
(1)
(2)
MAX
V
0.2
0.4
V
0.6 x VCCI
0.7 x VCCI
V
V
V
10
–10
85
UNIT
μA
µA
100
kV/μs
2
pF
VCCI = Input-side VCC; VCCO = Output-side VCC.
Measured from input pin to ground.
6.10 Supply Current Characteristics—5-V Supply
VCC1 = VCC2 = 5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
Supply current - DC signal
Supply current - AC signal
8
SUPPLY
CURRENT
TEST CONDITIONS
MIN
TYP
MAX
VI = VCCI (ISO7721B),
VI = 0 V (ISO7721B with F suffix)
ICC1, ICC2
1
1.6
VI = 0 V (ISO7721B),
VI = VCCI (ISO7721B with F suffix)
ICC1, ICC2
2.2
3.2
1 Mbps
ICC1, ICC2
1.7
2.4
10 Mbps
ICC1, ICC2
2.2
3
100 Mbps
ICC1, ICC2
7.3
9
All channels switching with square
wave clock input; CL = 15 pF
UNIT
mA
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
6.11 Electrical Characteristics—3.3-V Supply
VCC1 = VCC2 = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
VCCO (1) – 0.3
3.2
VOH
High-level output voltage
IOH = –2 mA; see Figure 9
VOL
Low-level output voltage
IOL = 2 mA; see Figure 9
VIT+(IN)
Rising input voltage threshold
VIT-(IN)
Falling input voltage threshold
0.3 x VCCI
0.4 x VCCI
VI(HYS)
Input threshold voltage hysteresis
0.1 × VCCI
0.2 × VCCI
IIH
High-level input current
VIH = VCCI (1) at INx
IIL
Low-level input current
VIL = 0 V at INx
CMTI
Common-mode transient immunity
VI = VCCI or 0 V, VCM = 1200 V; see Figure 11
(1)
MAX
UNIT
V
0.1
0.3
V
0.6 x VCCI
0.7 x VCCI
V
V
V
10
–10
μA
µA
85
100
kV/μs
MIN
TYP
MAX
VCCI = Input-side VCC; VCCO = Output-side VCC.
6.12 Supply Current Characteristics—3.3-V Supply
VCC1 = VCC2 = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
Supply current - DC signal
Supply current - AC signal
SUPPLY
CURRENT
TEST CONDITIONS
VI = VCCI (ISO7721B), VI = 0 V (ISO7721B with F suffix)
ICC1, ICC2
1
1.6
VI = 0 V (ISO7721B), VI = VCCI (ISO7721B with F suffix)
ICC1, ICC2
2.2
3.2
1 Mbps
ICC1, ICC2
1.6
2.4
10 Mbps
ICC1, ICC2
2
2.8
100 Mbps
ICC1, ICC2
5.6
7
All channels switching with square wave
clock input; CL = 15 pF
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
UNIT
mA
9
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
6.13 Electrical Characteristics—2.5-V Supply
VCC1 = VCC2 = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
VCCO (1) – 0.2
2.45
VOH
High-level output voltage
IOH = –1 mA; see Figure 9
VOL
Low-level output voltage
IOL = 1 mA; see Figure 9
VIT+(IN)
Rising input voltage threshold
VIT-(IN)
Falling input voltage threshold
0.3 x VCCI
0.4 x VCCI
VI(HYS)
Input threshold voltage hysteresis
0.1 × VCCI
0.2 × VCCI
IIH
High-level input current
VIH = VCCI (1) at INx
IIL
Low-level input current
VIL = 0 V at INx
CMTI
Common-mode transient immunity
VI = VCCI or 0 V, VCM = 1200 V; see Figure 11
(1)
MAX
V
0.05
0.2
V
0.6 x VCCI
0.7 x VCCI
V
V
V
10
–10
85
UNIT
μA
μA
100
kV/μs
VCCI = Input-side VCC; VCCO = Output-side VCC.
6.14 Supply Current Characteristics—2.5-V Supply
VCC1 = VCC2 = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
Supply current - DC signal
Supply current - AC signal
10
TYP
MAX
VI = VCCI (ISO7721B), VI = 0 V (ISO7721B with F suffix)
TEST CONDITIONS
ICC1, ICC2
1
1.6
VI = 0 V (ISO7721B), VI = VCCI (ISO7721B with F suffix)
All channels switching with square
wave clock input; CL = 15 pF
SUPPLY CURRENT
MIN
ICC1, ICC2
2.2
3.2
1 Mbps
ICC1, ICC2
1.6
2.4
10 Mbps
ICC1, ICC2
1.9
2.7
100 Mbps
ICC1, ICC2
4.6
6
Submit Documentation Feedback
UNIT
mA
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
6.15 Switching Characteristics—5-V Supply
VCC1 = VCC2 = 5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
tPLH, tPHL
Propagation delay time
PWD
Pulse width distortion (1) |tPHL – tPLH|
tsk(pp)
Part-to-part skew time (2)
tr
Output signal rise time
tf
Output signal fall time
TEST CONDITIONS
TYP
MAX
6
11
16
ns
0.5
4.9
ns
4.5
ns
1.8
3.9
ns
1.9
3.9
ns
0.1
0.3
μs
See Figure 9
See Figure 9
tDO
Default output delay time from input power loss
Measured from the time VCC goes below 1.7
V. See Figure 10
tie
Time interval error
216 – 1 PRBS data at 100 Mbps
(1)
(2)
MIN
1
UNIT
ns
Also known as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same
direction while operating at identical supply voltages, temperature, input signals and loads.
6.16 Switching Characteristics—3.3-V Supply
VCC1 = VCC2 = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
tPLH, tPHL
Propagation delay time
PWD
Pulse width distortion (1) |tPHL – tPLH|
tsk(pp)
Part-to-part skew time (2)
tr
Output signal rise time
tf
Output signal fall time
TEST CONDITIONS
See Figure 9
TYP
MAX
6
11
16
ns
0.5
5
ns
4.5
ns
0.7
3
ns
0.7
3
ns
0.1
0.3
μs
See Figure 9
tDO
Default output delay time from input power loss
Measured from the time VCC goes
below 1.7 V. See Figure 10
tie
Time interval error
216 – 1 PRBS data at 100 Mbps
(1)
(2)
MIN
1
UNIT
ns
Also known as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same
direction while operating at identical supply voltages, temperature, input signals and loads.
6.17 Switching Characteristics—2.5-V Supply
VCC1 = VCC2 = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)
PARAMETER
tPLH, tPHL
Propagation delay time
PWD
Pulse width distortion (1) |tPHL – tPLH|
tsk(pp)
Part-to-part skew time (2)
tr
Output signal rise time
tf
Output signal fall time
tDO
tie
(1)
(2)
TEST CONDITIONS
See Figure 9
See Figure 9
Default output delay time from input power loss
Time interval error
Measured from the time VCC goes
below 1.7 V. See Figure 10
16
2
– 1 PRBS data at 100 Mbps
MIN
TYP
MAX
UNIT
7.5
12
18.5
ns
0.5
5.1
ns
4.6
ns
1
3.5
ns
1
3.5
ns
0.1
0.3
μs
1
ns
Also known as pulse skew.
tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same
direction while operating at identical supply voltages, temperature, input signals and loads.
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
11
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
6.18 Insulation Characteristics Curves
1600
VCC1 = VCC2 = 2.75 V
VCC1 = VCC2 = 3.6 V
VCC1 = VCC2 = 5.5 V
500
1400
Safety Limiting Current (mA)
Safety Limiting Current (mA)
600
400
300
200
100
1000
800
600
400
200
0
0
0
50
100
150
Ambient Temperature (qC)
200
0
D001
Figure 1. Thermal Derating Curve for Limiting Current per
VDE
12
1200
50
100
150
Ambient Temperature (qC)
200
D002
Figure 2. Thermal Derating Curve for Limiting Power per
VDE
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
6.19 Typical Characteristics
4
9
ICC1, ICC2 at 2.5 V
ICC1, ICC2 at 3.3 V
ICC1, ICC2 at 5 V
8
Supply Current (mA)
Supply Current (mA)
7
ICC1, ICC2 at 2.5 V
ICC1, ICC2 at 3.3 V
ICC1, ICC2 at 5 V
3.5
6
5
4
3
2
3
2.5
2
1.5
1
0.5
1
0
0
0
25
TA = 25°C
50
Data Rate (Mbps)
75
0
100
25
D007
CL = 15 pF
TA = 25°C
Figure 3. ISO7721B Supply Current vs Data Rate
(With 15-pF Load)
50
Data Rate (Mbps)
75
100
D008
CL = No Load
Figure 4. ISO7721B Supply Current vs Data Rate
(With No Load)
6
0.9
Low-Level Output Voltage (V)
High-Level Output Voltage (V)
0.8
5
4
3
2
VCC at 2.5 V
VCC at 3.3 V
VCC at 5 V
1
0
-15
0.6
0.5
0.4
0.3
0.2
VCC at 2.5 V
VCC at 3.3 V
VCC at 5 V
0.1
0
-10
-5
High-Level Output Current (mA)
0
0
5
10
Low-Level Output Current (mA)
D011
15
D012
TA = 25°C
TA = 25°C
Figure 5. High-Level Output Voltage vs High-level
Output Current
Figure 6. Low-Level Output Voltage vs Low-Level
Output Current
2.1
14
2.05
Propagation Delay Time (ns)
Power Supply UVLO Threshold (V)
0.7
2
1.95
1.9
1.85
1.8
1.75
1.7
VCC1+
VCC1-
1.65
1.6
-55
-25
5
35
65
Free-Air Temperature (qC)
13
12
11
10
tPLH at 2.5 V
tPHL at 2.5 V
tPLH at 3.3 V
9
VCC2+
VCC295
125
8
-55
D011
Figure 7. Power Supply Undervoltage Threshold vs
Free-Air Temperature
-25
5
35
65
Free Air Temperature (qC)
tPHL at 3.3 V
tPLH at 5 V
tPHL at 5 V
95
125
D012
Figure 8. Propagation Delay Time vs Free-Air Temperature
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
13
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
7 Parameter Measurement Information
Isolation Barrier
IN
Input Generator
(See Note A)
VI
VCCI
VI
OUT
50%
50%
0V
tPLH
CL
See Note B
VO
50
tPHL
VOH
90%
50%
VO
50%
10%
VOL
tf
tr
A.
The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, tr ≤ 3
ns, tf ≤ 3 ns, ZO = 50 Ω. At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in
actual application.
B.
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
Figure 9. Switching Characteristics Test Circuit and Voltage Waveforms
VI
See Note B
VCC
VCC
Isolation Barrier
IN = 0 V (Devices without suffix F)
IN = VCC (Devices with suffix F)
VI
IN
1.7 V
0V
OUT
VO
tDO
CL
See Note A
default high
VOH
50%
VO
VOL
default low
A.
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
B.
Power Supply Ramp Rate = 10 mV/ns
Figure 10. Default Output Delay Time Test Circuit and Voltage Waveforms
VCCI
VCCO
C = 0.1 µF ±1%
Pass-fail criteria:
The output must
remain stable.
Isolation Barrier
S1
C = 0.1 µF ±1%
IN
OUT
+
VOH or VOL
CL
See Note A
GNDI
A.
+
VCM ±
±
GNDO
CL = 15 pF and includes instrumentation and fixture capacitance within ±20%.
Figure 11. Common-Mode Transient Immunity Test Circuit
14
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
8 Detailed Description
8.1 Overview
The ISO7721B device has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a
silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to
represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the
signal after advanced signal conditioning and produces the output through a buffer stage. These devices also
incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions
due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive
isolator, Figure 12, shows a functional block diagram of a typical channel.
8.2 Functional Block Diagram
Transmitter
TX IN
Receiver
OOK
Modulation
TX Signal
Conditioning
Oscillator
SiO2 based
Capacitive
Isolation
Barrier
RX Signal
Conditioning
Envelope
Detection
RX OUT
Emissions
Reduction
Techniques
Figure 12. Conceptual Block Diagram of a Digital Capacitive Isolator
Figure 13 shows a conceptual detail of how the OOK scheme works.
TX IN
Carrier signal through
isolation barrier
RX OUT
Figure 13. On-Off Keying (OOK) Based Modulation Scheme
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
15
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
8.3 Feature Description
The ISO7721B device provides two default output state options to enable a variety of application uses. Table 1
lists the device features of the ISO7721B device.
Table 1. Device Features
PART NUMBER
MAXIMUM DATA
RATE
CHANNEL
DIRECTION
DEFAULT OUTPUT
STATE
PACKAGE
ISOLATION RATING (1)
ISO7721B
100 Mbps
1 Forward, 1 Reverse
High
DW-16
5000 VRMS / 8000 VPK
ISO7721B with F
suffix
100 Mbps
1 Forward, 1 Reverse
Low
DW-16
5000 VRMS / 8000 VPK
(1)
See the Safety-Related Certifications section for detailed isolation ratings.
8.3.1 Electromagnetic Compatibility (EMC) Considerations
Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge
(ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances
are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level
performance and reliability depends, to a large extent, on the application board design and layout, the ISO7721B
device incorporates many chip-level design improvements for overall system robustness. Some of these
improvements include:
• Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
• Low-resistance connectivity of ESD cells to supply and ground pins.
• Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
• Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance
path.
• PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic
SCRs.
• Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.
16
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
8.4 Device Functional Modes
Table 2 lists the functional modes for the ISO7721B device.
Table 2. Function Table (1)
VCCI
VCCO
PU
(1)
(2)
(3)
INPUT
(INx) (2)
OUTPUT
(OUTx)
H
H
L
L
Open
Default
Default mode: When INx is open, the corresponding channel output goes to the
default high logic state. The default is High for ISO7721B and Low for
ISO7721B with F suffix.
Default mode: When VCCI is unpowered, a channel output assumes the logic
state based on the selected default option. The default is High for ISO7721B
and Low for ISO7721B with F suffix.
When VCCI transitions from unpowered to powered-up, a channel output
assumes the logic state of the input.
When VCCI transitions from powered-up to unpowered, channel output assumes
the selected default state.
COMMENTS
Normal Operation:
A channel output assumes the logic state of the input.
PU
PD
PU
X
Default
X
PD
X
Undetermined
When VCCO is unpowered, a channel output is undetermined (3).
When VCCO transitions from unpowered to powered-up, a channel output
assumes the logic state of the input
VCCI = Input-side VCC; VCCO = Output-side VCC; PU = Powered up (VCC ≥ 2.25 V); PD = Powered down (VCC ≤ 1.7 V); X = Irrelevant; H
= High level; L = Low level
A strongly driven input signal can weakly power the floating VCC via an internal protection diode and cause undetermined output.
The outputs are in undetermined state when 1.7 V < VCCI, VCCO < 2.25 V.
8.4.1 Device I/O Schematics
Input (Devices with F suffix)
Input (Devices without F suffix)
VCCI
VCCI
VCCI
VCCI
VCCI
VCCI
VCCI
1.5 M
985
985
INx
INx
1.5 M
Output
VCCO
~20
OUTx
Copyright © 2016, Texas Instruments Incorporated
Figure 14. Device I/O Schematics
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
17
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant the accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
The ISO7721B device is a high-performance, dual-channel digital isolator. The device uses single-ended CMOSlogic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies, VCC1 and VCC2.
When designing with digital isolators, keep in mind that because of the single-ended design structure, digital
isolators do not conform to any specific interface standard and are only intended for isolating single-ended
CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μC or
UART), and a data converter or a line transceiver, regardless of the interface type or standard.
9.2 Typical Application
The ISO7721B device can be used with Texas Instruments' mixed signal microcontroller, digital-to-analog
converter, transformer driver, and voltage regulator to create an isolated 4-mA to 20-mA current loop.
VS
0.1 F
3.3 V
2
VCC D2 3
1:1.33
MBR0520L
1
SN6501
10 F
GND D1
0.1 F
IN
5 3.3VISO
OUT
10 F
TPS76333
3
1
EN
2
GND
10 F
MBR0520L
4, 5
ISO Barrier
0.1 F
0.1 F
20
LOOP+
0.1 F
0.1 F
15
0.1 F
10
3
8
2
5
6
VCC1
DVCC
XOUT
MSP430G2132
XIN
14
P3.0 11
12
P3.1
4
5
OUTA ISO7721B
INB
GND1
DVSS
1, 7
4
VCC2
INA
OUTB
GND2
9, 16
13
12
5
4
3
VA
VD
LOW
BASE
ERRLVL
16
0.1 F
DAC161P997
22
DBACK
DIN
C1
14
3 × 2.2 nF
1 F
C2
13
C3 COMA
12
1
OUT
COMD
9
LOOP±
2
Copyright © 2017, Texas Instruments Incorporated
Figure 15. Isolated 4-mA to 20-mA Current Loop
18
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
Typical Application (continued)
9.2.1 Design Requirements
To design with this device, use the parameters listed in Table 3.
Table 3. Design Parameters
PARAMETER
VALUE
Supply voltage, VCC1 and VCC2
2.25 V to 5.5 V
Decoupling capacitor between VCC1 and GND1
0.1 µF
Decoupling capacitor from VCC2 and GND2
0.1 µF
9.2.2 Detailed Design Procedure
Unlike optocouplers, which require external components to improve performance, provide bias, or limit current,
the ISO7721B device only requires two external bypass capacitors to operate.
VCC1
VCC2
GND1 1
16 GND2
0.1 µF
0.1 µF
GND2
GND1
OUTA
NC
2
15
VCC1
3
14 VCC2
OUTA 4
INB
GND1
ISOLATION
GND1
13
NC
5
NC
6
11
NC
GND1 7
10
NC
8
INA
INA
INB
NC
GND2
12 OUTB
OUTB
9 GND2
GND2
Figure 16. Typical ISO7721B Circuit Hook-up
9.2.3 Application Curve
The following typical eye diagrams of the ISO7721B device indicates low jitter and wide open eye at the
maximum data rate of 100 Mbps.
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
19
ISO7721B
www.ti.com
1 V/ div
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
Time = 3.5 ns / div
Figure 17. ISO7721B Eye Diagram at 100 Mbps PRBS,
5-V Supplies and 25°C
20
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
10 Power Supply Recommendations
To help ensure reliable operation at data rates and supply voltages, a 0.1-μF bypass capacitor is recommended
at the input and output supply pins (VCC1 and VCC2). The capacitors should be placed as close to the supply pins
as possible. If only a single primary-side power supply is available in an application, isolated power can be
generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 or
SN6505A. For such applications, detailed power supply design and transformer selection recommendations are
available in SN6501 Transformer Driver for Isolated Power Supplies or SN6505 Low-Noise 1-A Transformer
Drivers for Isolated Power Supplies.
11 Layout
11.1 Layout Guidelines
A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 18). Layer stacking should
be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency
signal layer.
• Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their
inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits
of the data link.
• Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for
transmission line interconnects and provides an excellent low-inductance path for the return current flow.
• Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of
approximately 100 pF/in2.
• Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
usually have margin to tolerate discontinuities such as vias.
If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to
the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the
power and ground plane of each power system can be placed closer together, thus increasing the high-frequency
bypass capacitance significantly.
For detailed layout recommendations, refer to the Digital Isolator Design Guide.
11.1.1 PCB Material
For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace
lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper
alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and
stiffness, and the self-extinguishing flammability-characteristics.
11.2 Layout Example
High-speed traces
10 mils
Ground plane
40 mils
Keep this
space free
from planes,
traces, pads,
and vias
FR-4
0r ~ 4.5
Power plane
10 mils
Low-speed traces
Figure 18. Layout Example
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
21
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation, see the following:
For related documentation, see the following:
• Texas Instruments, DAC161P997 Single-Wire 16-bit DAC for 4- to 20-mA Loops
• Texas Instruments, Digital Isolator Design Guide
• Texas Instruments, Isolation Glossary
• Texas Instruments, How to use isolation to improve ESD, EFT and Surge immunity in industrial systems
• Texas Instruments, MSP430G2132 Mixed Signal Microcontroller
• Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies
• Texas Instruments, TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
12.3 Community Resource
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.4 Trademarks
E2E is a trademark of Texas Instruments.
12.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
22
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
PACKAGE OUTLINE
DW0016B
SOIC - 2.65 mm max height
SCALE 1.500
SOIC
C
10.63
TYP
9.97
SEATING PLANE
PIN 1 ID
AREA
A
0.1 C
14X 1.27
16
1
2X
8.89
10.5
10.1
NOTE 3
8
9
0.51
0.31
0.25
C A
16X
B
7.6
7.4
NOTE 4
2.65 MAX
B
0.33
TYP
0.10
SEE DETAIL A
0.25
GAGE PLANE
0.3
0.1
0 -8
1.27
0.40
DETAIL A
(1.4)
TYPICAL
4221009/B 07/2016
NOTES:
1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.
www.ti.com
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
23
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
EXAMPLE BOARD LAYOUT
DW0016B
SOIC - 2.65 mm max height
SOIC
SYMM
SYMM
16X (2)
16X (1.65)
SEE
DETAILS
1
SEE
DETAILS
1
16
16
16X (0.6)
16X (0.6)
SYMM
SYMM
14X (1.27)
14X (1.27)
9
8
9
8
R0.05 TYP
R0.05 TYP
(9.75)
(9.3)
HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE
IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE
LAND PATTERN EXAMPLE
SCALE:4X
METAL
SOLDER MASK
OPENING
SOLDER MASK
OPENING
0.07 MAX
ALL AROUND
METAL
0.07 MIN
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4221009/B 07/2016
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
24
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
EXAMPLE STENCIL DESIGN
DW0016B
SOIC - 2.65 mm max height
SOIC
SYMM
SYMM
16X (1.65)
16X (2)
1
1
16
16
16X (0.6)
16X (0.6)
SYMM
SYMM
14X (1.27)
14X (1.27)
9
8
9
8
R0.05 TYP
R0.05 TYP
(9.3)
(9.75)
IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE
HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X
4221009/B 07/2016
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
25
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
13.1 Package Option Addendum
13.1.1 Packaging Information
Orderable Device
(1)
(2)
(3)
(4)
(5)
(6)
Status
(1)
Package
Type
Package
Drawing
Pins
Package
Qty
Eco Plan
(2)
Lead/Ball
Finish (3)
MSL Peak Temp
(4)
Op Temp (°C)
Device Marking (5) (6)
ISO7721BDW
ACTIVE
SOIC
DW
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1
YEAR
-55 to 125
ISO7721B
ISO7721BDWR
ACTIVE
SOIC
DW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1
YEAR
-55 to 125
ISO7721B
ISO7721FBDW
ACTIVE
SOIC
DW
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1
YEAR
-55 to 125
ISO7721FB
ISO7721FBDWR
ACTIVE
SOIC
DW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1
YEAR
-55 to 125
ISO7721FB
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
space
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest
availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the
requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified
lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used
between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by
weight in homogeneous material)
space
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the
finish value exceeds the maximum column width.
space
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
space
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
space
Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Device Marking for that device.
Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief
on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third
parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for
release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
26
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
ISO7721B
www.ti.com
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
13.1.2 Tape and Reel Information
REEL DIMENSIONS
TAPE DIMENSIONS
K0
P1
B0 W
Reel
Diameter
Cavity
A0
B0
K0
W
P1
A0
Dimension designed to accommodate the component width
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers
Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Sprocket Holes
Q1
Q2
Q1
Q2
Q3
Q4
Q3
Q4
User Direction of Feed
Pocket Quadrants
Device
Package
Type
Package
Drawing
Pins
SPQ
Reel
Diameter
(mm)
Reel
Width W1
(mm)
A0
(mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
(mm)
Pin1
Quadrant
ISO7721BDWR
SOIC
DW
16
2000
330.0
16.4
10.75
10.7
2.7
12.0
16.0
Q1
ISO7721FBDWR
SOIC
DW
16
2000
330.0
16.4
10.75
10.7
2.7
12.0
16.0
Q1
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
27
ISO7721B
SLLSEY9A – APRIL 2018 – REVISED APRIL 2019
www.ti.com
TAPE AND REEL BOX DIMENSIONS
Width (mm)
L
W
28
H
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
ISO7721BDWR
SOIC
DW
16
2000
367.0
367.0
38.0
ISO7721FBDWR
SOIC
DW
16
2000
367.0
367.0
38.0
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Product Folder Links: ISO7721B
PACKAGE OPTION ADDENDUM
www.ti.com
9-May-2019
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
ISO7721BDW
ACTIVE
SOIC
DW
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-55 to 125
ISO7721B
ISO7721BDWR
ACTIVE
SOIC
DW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-55 to 125
ISO7721B
ISO7721FBDW
ACTIVE
SOIC
DW
16
40
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-55 to 125
ISO7721FB
ISO7721FBDWR
ACTIVE
SOIC
DW
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-55 to 125
ISO7721FB
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
9-May-2019
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
3-May-2019
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
ISO7721BDWR
SOIC
DW
16
2000
330.0
16.4
10.75
10.7
2.7
12.0
16.0
Q1
ISO7721FBDWR
SOIC
DW
16
2000
330.0
16.4
10.75
10.7
2.7
12.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-May-2019
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
ISO7721BDWR
SOIC
DW
16
2000
350.0
350.0
43.0
ISO7721FBDWR
SOIC
DW
16
2000
350.0
350.0
43.0
Pack Materials-Page 2
GENERIC PACKAGE VIEW
DW 16
SOIC - 2.65 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
7.5 x 10.3, 1.27 mm pitch
This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224780/A
www.ti.com
PACKAGE OUTLINE
DW0016B
SOIC - 2.65 mm max height
SCALE 1.500
SOIC
C
10.63
TYP
9.97
SEATING PLANE
PIN 1 ID
AREA
A
0.1 C
14X 1.27
16
1
2X
8.89
10.5
10.1
NOTE 3
8
9
0.51
0.31
0.25
C A
16X
B
7.6
7.4
NOTE 4
2.65 MAX
B
0.33
TYP
0.10
SEE DETAIL A
0.25
GAGE PLANE
0.3
0.1
0 -8
1.27
0.40
DETAIL A
(1.4)
TYPICAL
4221009/B 07/2016
NOTES:
1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.
www.ti.com
EXAMPLE BOARD LAYOUT
DW0016B
SOIC - 2.65 mm max height
SOIC
SYMM
SYMM
16X (2)
16X (1.65)
SEE
DETAILS
1
SEE
DETAILS
1
16
16
16X (0.6)
16X (0.6)
SYMM
SYMM
14X (1.27)
14X (1.27)
9
8
9
8
R0.05 TYP
R0.05 TYP
(9.75)
(9.3)
HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE
IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE
LAND PATTERN EXAMPLE
SCALE:4X
METAL
SOLDER MASK
OPENING
SOLDER MASK
OPENING
0.07 MAX
ALL AROUND
METAL
0.07 MIN
ALL AROUND
SOLDER MASK
DEFINED
NON SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4221009/B 07/2016
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
DW0016B
SOIC - 2.65 mm max height
SOIC
SYMM
SYMM
16X (1.65)
16X (2)
1
1
16
16
16X (0.6)
16X (0.6)
SYMM
SYMM
14X (1.27)
14X (1.27)
9
8
9
8
R0.05 TYP
R0.05 TYP
(9.3)
(9.75)
IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE
HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X
4221009/B 07/2016
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertising