Texas Instruments | SN74AUP2G80 Low-Power Dual Positive-Edge-Triggered D-Type Flip-Flop (Rev. A) | Datasheet | Texas Instruments SN74AUP2G80 Low-Power Dual Positive-Edge-Triggered D-Type Flip-Flop (Rev. A) Datasheet

Texas Instruments SN74AUP2G80 Low-Power Dual Positive-Edge-Triggered D-Type Flip-Flop (Rev. A) Datasheet
SN74AUP2G80
www.ti.com
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
LOW-POWER DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
Check for Samples: SN74AUP2G80
FEATURES
1
•
•
•
•
•
•
•
Available in the Texas Instruments NanoStar™
Package
Low Static-Power Consumption
(ICC = 0.9 mA Maximum)
Low Dynamic-Power Consumption
(Cpd = 4.3 pF Typ at 3.3 V)
Low Input Capacitance (Ci = 1.5 pF Typical)
Low Noise – Overshoot and Undershoot
<10% of VCC
Ioff Supports Partial-Power-Down Mode
Operation
Wide Operating VCC Range of 0.8 V to 3.6 V
DCU PACKAGE
(TOP VIEW)
1CLK
1D
2Q
GND
1
8
2
7
3
6
4
5
•
•
•
•
•
•
Optimized for 3.3-V Operation
3.6-V I/O Tolerant to Support Mixed-Mode
Signal Operation
tpd = 4.4 ns Maximum at 3.3 V
Suitable for Point-to-Point Applications
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Performance Tested Per JESD 22
– 2000-V Human-Body Model
(A114-B, Class II)
– 1000-V Charged-Device Model (C101)
DQE PACKAGE
(TOP VIEW)
VCC
1Q
2D
2CLK
1CLK
1D
2Q
GND
1
8
2
7
3
6
4
5
YFP PACKAGE
(TOP VIEW)
RSE PACKAGE
(TOP VIEW)
VCC
VCC
1Q
1Q
2D
2CLK
2D
2
2CLK
3
8
1
6
1CLK
1D
1CLK 2Q
GND
1D
5
2Q
7
4
A1
18
A2
B1
2 7
B2
C1
3 6
C2
D1
4 5
D2
VCC
1Q
2D
2CLK
GND
See mechanical drawings for dimensions.
DESCRIPTION/ORDERING INFORMATION
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable
applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range
of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal
integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).
Static-Power Consumption
(µA)
100%
40%
60%
3.3-V
(A)
Logic
40%
Voltage (V)
80%
80%
60%
Switching Characteristics
at 25 MHz(A)
Dynamic-Power Consumption
(pF)
100%
3.3-V
(A)
Logic
20%
20%
AUP
AUP
0%
(A)
0%
AUP
Single, dual, and triple gates
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
-0.5
Input
0
5
(A)
Figure 1. AUP – The Lowest-Power Family
Output
10
15
20 25 30
Time (ns)
35
40
45
SN74AUP2Gxx data at CL = 15 pF.
Figure 2. Excellent Signal Integrity
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2009–2010, Texas Instruments Incorporated
SN74AUP2G80
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
www.ti.com
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the
positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the
rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting
the levels at the outputs.
NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION (1)
PACKAGE (2)
TA
–40°C to 85°C
(1)
(2)
(3)
ORDERABLE PART NUMBER
TOP-SIDE MARKING (3)
NanoStar™ – WCSP (DSBGA)
0.23-mm Large Bump – YFP (Pb-free)
Reel of 3000
SN74AUP2G80YFPR
___HX_
uQFN – DQE
Reel of 5000
SN74AUP2G80DQER
PU
QFN – RSE
Reel of 5000
SN74AUP2G80RSER
PU
SSOP – DCU
Reel of 3000
SN74AUP2G80DCUR
H80_
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
DCU: The actual top-side marking has one additional character that designates the wafer fab/assembly site.
YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).
FUNCTION TABLE
INPUTS
OUTPUT
Q
CLK
D
↑
H
L
↑
L
H
L
X
Q0
LOGIC DIAGRAM (POSITIVE LOGIC)
CLK
C
C
C
TG
C
C
Q
C
C
D
TG
TG
TG
C
C
C
Pin numbers shown are for the DCU and DQE packages.
2
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
SN74AUP2G80
www.ti.com
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
ABSOLUTE MAXIMUM RATINGS (1)
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
VCC
Supply voltage range
–0.5
4.6
V
VI
Input voltage range (2)
–0.5
4.6
V
VO
Voltage range applied to any output in the high-impedance or power-off state (2)
–0.5
4.6
V
–0.5
VCC + 0.5
(2)
UNIT
VO
Output voltage range in the high or low state
IIK
Input clamp current
VI < 0
–50
mA
IOK
Output clamp current
VO < 0
–50
mA
IO
Continuous output current
±20
mA
Continuous current through VCC or GND
±50
mA
qJA
Package thermal impedance (3)
Tstg
Storage temperature range
DCU package
220
DQE package
261
RSE package
253
YFP package
(1)
(2)
(3)
V
°C/W
132
–65
150
°C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
The package thermal impedance is calculated in accordance with JESD 51-7.
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
3
SN74AUP2G80
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
www.ti.com
RECOMMENDED OPERATING CONDITIONS (1)
VCC
Supply voltage
VCC = 0.8 V
VIH
High-level input voltage
MIN
MAX
0.8
3.6
UNIT
V
VCC
VCC = 1.1 V to 1.95 V
VCC = 2.3 V to 2.7 V
0.65 × VCC
V
1.6
VCC = 3 V to 3.6 V
2
VCC = 0.8 V
0
VCC = 1.1 V to 1.95 V
0.35 × VCC
VIL
Low-level input voltage
VI
Input voltage
0
3.6
VO
Output voltage
0
VCC
V
VCC = 0.8 V
–20
mA
VCC = 1.1 V
–1.1
VCC = 1.4 V
–1.7
VCC = 1.65
–1.9
VCC = 2.3 V
–3.1
VCC = 2.3 V to 2.7 V
0.7
VCC = 3 V to 3.6 V
IOH
High-level output current
IOL
Low-level output current
0.9
VCC = 3 V
–4
VCC = 0.8 V
20
VCC = 1.1 V
1.1
VCC = 1.4 V
1.7
VCC = 1.65 V
1.9
VCC = 2.3 V
3.1
VCC = 3 V
Δt/Δv
Input transition rise or fall rate
TA
Operating free-air temperature
(1)
4
V
V
mA
mA
mA
4
VCC = 0.8 V to 3.6 V
–40
200
ns/V
85
°C
All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
SN74AUP2G80
www.ti.com
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
ELECTRICAL CHARACTERISTICS
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
VOH
TEST CONDITIONS
VCC
TA = –40°C to 85°C
MAX
MIN
0.8 V to 3.6 V
VCC – 0.1
VCC – 0.1
IOH = –1.1 mA
1.1 V
0.75 × VCC
0.7 × VCC
IOH = –1.7 mA
1.4 V
1.11
1.03
IOH = –1.9 mA
1.65 V
1.32
1.3
2.05
1.97
2.3 V
IOH = –3.1 mA
IOH = –2.7 mA
3V
IOH = –4 mA
1.9
1.85
2.72
2.67
2.6
2.55
MAX
0.8 V to 3.6 V
0.1
0.1
IOL = 1.1 mA
1.1 V
0.3 × VCC
0.3 × VCC
IOL = 1.7 mA
1.4 V
0.31
0.37
IOL = 1.9 mA
1.65 V
0.31
0.35
0.31
0.33
0.44
0.45
0.31
0.33
2.3 V
IOL = 3.1 mA
IOL = 2.7 mA
3V
IOL = 4 mA
0.44
0.45
0 V to 3.6 V
0.1
V
0.5
mA
Ioff
VI or VO = 0 V to 3.6 V
0V
0.2
0.6
mA
ΔIoff
VI or VO = 0 V to 3.6 V
0 V to 0.2 V
0.2
0.6
mA
ICC
VI = GND or
(VCC to 3.6 V),
IO = 0
0.8 V to 3.6 V
0.5
0.9
mA
ΔICC
VI = VCC – 0.6 V (1),
IO = 0
3.3 V
40
50
mA
Ci
VI = VCC or GND
Co
VO = GND
(1)
A or B input VI = GND to 3.6 V
UNIT
V
IOL = 20 mA
IOL = 2.3 mA
II
TYP
IOH = –20 mA
IOH = –2.3 mA
VOL
TA = 25°C
MIN
0V
1.5
3.6 V
1.5
0V
pF
3
pF
One input at VCC – 0.6 V, other input at VCC or GND
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
5
SN74AUP2G80
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
www.ti.com
TIMING REQUIREMENTS
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
VCC
TA = 25°C
TYP
TA = –40°C
to 85°C
MIN
0.8 V
fclock
Clock frequency
20
1.2 V ± 0.1 V
80
1.5 V ± 0.1 V
120
1.8 V ± 0.15 V
160
2.5 V ± 0.2 V
220
3.3 V ± 0.3 V
tw
Pulse duration, CLK high or low
5.5
1.2 V ± 0.1 V
2.5
1.5 V ± 0.1 V
1.5
1.8 V ± 0.15 V
1.6
2.5 V ± 0.2 V
1.7
0.8 V
tsu
Setup time before CLK↑
Data low
6
Hold time, data after CLK↑
6.7
2.4
1.5 V ± 0.1 V
1.2
1.8 V ± 0.15 V
0.8
2.5 V ± 0.2 V
0.6
3.3 V ± 0.3 V
0.4
3.4
2
1.5 V ± 0.1 V
1.3
1.8 V ± 0.15 V
1.1
2.5 V ± 0.2 V
0.8
3.3 V ± 0.3 V
0.7
0
ns
1
1.2 V ± 0.1 V
0
1.5 V ± 0.1 V
0
1.8 V ± 0.15 V
0
2.5 V ± 0.2 V
0
3.3 V ± 0.3 V
0
Submit Documentation Feedback
ns
8.9
1.2 V ± 0.1 V
0.8 V
th
1.9
3.4
1.2 V ± 0.1 V
0.8 V
MHz
260
0.8 V
3.3 V ± 0.3 V
Data high
UNIT
MAX
ns
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
SN74AUP2G80
www.ti.com
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
SWITCHING CHARACTERISTICS
over recommended operating free-air temperature range, CL = 5 pF (unless otherwise noted) (see Figure 3 and Figure 4)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
fmax
tpd
CLK
Q
TA = –40°C
to 85°C
TA = 25°C
VCC
MIN
TYP
MAX
MIN
0.8 V
91
90
1.2 V ± 0.1 V
175
220
1.5 V ± 0.1 V
237
230
1.8 V ± 0.15 V
269
240
2.5 V ± 0.2 V
280
250
3.3 V ± 0.3 V
280
260
0.8 V
17.2
1.2 V ± 0.1 V
3.2
UNIT
MAX
MHz
7.1
14.9
2.7
16.3
1.5 V ± 0.1 V
1.9
5
9.8
2.1
10.3
1.8 V ± 0.15 V
1.7
3.9
7.6
1.6
8.1
2.5 V ± 0.2 V
1.4
2.8
5.3
1.2
5.6
3.3 V ± 0.3 V
1.2
2.2
4.1
1
4.4
ns
SWITCHING CHARACTERISTICS
over recommended operating free-air temperature range, CL = 10 pF (unless otherwise noted) (see Figure 3 and Figure 4)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
fmax
tpd
CLK
Q
TA = –40°C
to 85°C
TA = 25°C
VCC
MIN
TYP
MAX
MIN
0.8 V
68
70
1.2 V ± 0.1 V
128
170
1.5 V ± 0.1 V
189
220
1.8 V ± 0.15 V
234
240
2.5 V ± 0.2 V
273
250
3.3 V ± 0.3 V
280
260
0.8 V
19.4
UNIT
MAX
MHz
1.2 V ± 0.1 V
4.4
8.2
16.2
3.4
17.7
1.5 V ± 0.1 V
3.6
5.8
10.7
2.6
11.3
1.8 V ± 0.15 V
2.9
4.6
8.4
2.1
3
2.5 V ± 0.2 V
2.2
3.3
5.9
1.7
6.3
3.3 V ± 0.3 V
1.9
2.7
4.7
1.4
4.9
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
ns
7
SN74AUP2G80
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
www.ti.com
SWITCHING CHARACTERISTICS
over recommended operating free-air temperature range, CL = 15 pF (unless otherwise noted) (see Figure 3 and Figure 4)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
MIN
TYP
0.8 V
fmax
tpd
CLK
Q
TA = –40°C
to 85°C
TA = 25°C
VCC
MAX
MIN
52
50
1.2 V ± 0.1 V
98
130
1.5 V ± 0.1 V
148
180
1.8 V ± 0.15 V
196
240
2.5 V ± 0.2 V
249
250
3.3 V ± 0.3 V
280
260
0.8 V
21.5
UNIT
MAX
MHz
1.2 V ± 0.1 V
3
9.1
17.4
4.1
19
1.5 V ± 0.1 V
3.2
6.5
11.7
3.2
12.3
1.8 V ± 0.15 V
2.7
4.2
9.2
2.6
9.8
2.5 V ± 0.2 V
2.2
3.8
6.5
2.1
6.9
3.3 V ± 0.3 V
1.9
3.1
5.1
1.8
5.5
ns
SWITCHING CHARACTERISTICS
over recommended operating free-air temperature range, CL = 30 pF (unless otherwise noted) (see Figure 3 and Figure 4)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
fmax
tpd
CLK
Q
TA = –40°C
to 85°C
TA = 25°C
VCC
MIN
TYP
MAX
MIN
0.8 V
32
1.2 V ± 0.1 V
71
80
1.5 V ± 0.1 V
104
120
1.8 V ± 0.15 V
133
160
2.5 V ± 0.2 V
181
220
3.3 V ± 0.3 V
257
260
0.8 V
28.4
UNIT
MAX
20
MHz
1.2 V ± 0.1 V
5.1
11.8
20.7
6.2
28.7
1.5 V ± 0.1 V
4.8
8.5
14.1
6.9
16.7
1.8 V ± 0.15 V
4
6.9
11.2
2
13.3
2.5 V ± 0.2 V
3.3
5.1
7.9
3.2
9.3
3.3 V ± 0.3 V
2.9
4.2
6.4
2.8
7.5
ns
OPERATING CHARACTERISTICS
TA = 25°C
PARAMETER
Cpd
8
Power dissipation capacitance
TEST CONDITIONS
f = 10 MHz
Submit Documentation Feedback
VCC
TYP
0.8 V
4
1.2 V ± 0.1 V
4
1.5 V ± 0.1 V
4
1.8 V ± 0.15 V
4
2.5 V ± 0.2 V
4.1
3.3 V ± 0.3 V
4.3
UNIT
pF
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
SN74AUP2G80
www.ti.com
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
PARAMETER MEASUREMENT INFORMATION
(Propagation Delays, Setup and Hold Times, and Pulse Width)
From Output
Under Test
CL
(see Note A)
1 MΩ
LOAD CIRCUIT
CL
VM
VI
VCC = 0.8 V
VCC = 1.2 V
± 0.1 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
5, 10, 15, 30 pF
VCC/2
VCC
5, 10, 15, 30 pF
VCC/2
VCC
5, 10, 15, 30 pF
VCC/2
VCC
5, 10, 15, 30 pF
VCC/2
VCC
5, 10, 15, 30 pF
VCC/2
VCC
5, 10, 15, 30 pF
VCC/2
VCC
tw
VCC
Input
VCC/2
VCC/2
VI
VM
Input
0V
VM
VOLTAGE WAVEFORMS
PULSE DURATION
0V
tPHL
tPLH
VOH
VM
Output
VM
VOL
tPHL
VCC
Timing Input
0V
tPLH
tsu
VOH
Output
VCC/2
VM
th
VCC
VM
VOL
Data Input
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
VCC/2
VCC/2
0V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
A.
CL includes probe and jig capacitance.
B.
Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output
control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the
output control.
C.
All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, for
propagation delays tr/tf = 3 ns, for setup and hold times and pulse width tr/tf = 1.2 ns.
D.
The outputs are measured one at a time, with one transition per measurement.
E.
tPLH and tPHL are the same as tpd.
F.
All parameters and waveforms are not applicable to all devices.
Figure 3. Load Circuit and Voltage Waveforms
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
9
SN74AUP2G80
SCES756A – DECEMBER 2009 – REVISED MARCH 2010
www.ti.com
PARAMETER MEASUREMENT INFORMATION
(Enable and Disable Times)
2 x V CC
S1
5 kΩ
From Output
Under Test
GND
CL
(see Note A)
5 kΩ
TEST
S1
tPLZ/tPZL
tPHZ/tPZH
2 x V CC
GND
LOAD CIRCUIT
CL
VM
VI
V∆
VCC = 0.8 V
VCC = 1.2 V
± 0.1 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.1 V
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
5, 10, 15, 30 pF
VCC/2
VCC
0.15 V
5, 10, 15, 30 pF
VCC/2
VCC
0.3 V
VCC
Output
Control
Output
Waveform 1
S1 at 2 xV CC
(see Note B)
VCC/2
0V
tPZL
tPLZ
VCC
VCC/2
tPZH
Output
Waveform 2
S1 at GND
(see Note B)
VCC/2
VOL + V ∆
VOL
tPHZ
VCC/2
VOH - V ∆
VOH
≈0 V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
A.
CL includes probe and jig capacitance.
B.
Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output
control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the
output control.
C.
All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr/tf = 3 ns.
D.
The outputs are measured one at a time, with one transition per measurement.
E.
tPLZ and tPHZ are the same as tdis.
F.
tPLH and tPHL are the same as tpd.
G.
All parameters and waveforms are not applicable to all devices.
Figure 4. Load Circuit and Voltage Waveforms
10
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): SN74AUP2G80
PACKAGE OPTION ADDENDUM
www.ti.com
17-Aug-2015
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
SN74AUP2G80DCUR
ACTIVE
VSSOP
DCU
8
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
-40 to 85
H80R
SN74AUP2G80DQER
ACTIVE
X2SON
DQE
8
5000
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
PU
SN74AUP2G80RSER
ACTIVE
UQFN
RSE
8
5000
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-1-260C-UNLIM
-40 to 85
PU
SN74AUP2G80YFPR
ACTIVE
DSBGA
YFP
8
3000
Green (RoHS
& no Sb/Br)
SNAGCU
Level-1-260C-UNLIM
-40 to 85
HXN
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
17-Aug-2015
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Aug-2017
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
SN74AUP2G80DCUR
VSSOP
DCU
8
3000
180.0
8.4
2.25
3.35
1.05
4.0
8.0
Q3
SN74AUP2G80DQER
X2SON
DQE
8
5000
180.0
8.4
1.2
1.6
0.55
4.0
8.0
Q1
SN74AUP2G80RSER
UQFN
RSE
8
5000
180.0
8.4
1.7
1.7
0.7
4.0
8.0
Q2
SN74AUP2G80YFPR
DSBGA
YFP
8
3000
178.0
9.2
0.9
1.75
0.6
4.0
8.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
3-Aug-2017
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
SN74AUP2G80DCUR
SN74AUP2G80DQER
VSSOP
DCU
8
3000
202.0
201.0
28.0
X2SON
DQE
8
5000
202.0
201.0
28.0
SN74AUP2G80RSER
UQFN
RSE
8
5000
202.0
201.0
28.0
SN74AUP2G80YFPR
DSBGA
YFP
8
3000
220.0
220.0
35.0
Pack Materials-Page 2
PACKAGE OUTLINE
YFP0008
DSBGA - 0.5 mm max height
SCALE 10.000
DIE SIZE BALL GRID ARRAY
B
E
A
BALL A1
CORNER
D
0.30
0.25
C
0.5 MAX
SEATING PLANE
0.19
0.13
0.05 C
SYMM
D
C
SYMM
1.2
TYP
B
0.4 TYP
A
8X
0.015
0.25
0.21
C A B
1
2
0.4 TYP
4225242/A 08/2019
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
EXAMPLE BOARD LAYOUT
YFP0008
DSBGA - 0.5 mm max height
DIE SIZE BALL GRID ARRAY
(0.4) TYP
8X ( 0.23)
1
2
A
(0.4) TYP
B
SYMM
C
D
SYMM
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 50X
0.05 MAX
0.05 MIN
METAL UNDER
SOLDER MASK
( 0.23)
METAL
SOLDER MASK
OPENING
EXPOSED
METAL
( 0.23)
SOLDER MASK
OPENING
EXPOSED
METAL
SOLDER MASK
DEFINED
NON-SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK DETAILS
NOT TO SCALE
4225242/A 08/2019
NOTES: (continued)
3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).
www.ti.com
EXAMPLE STENCIL DESIGN
YFP0008
DSBGA - 0.5 mm max height
DIE SIZE BALL GRID ARRAY
(0.4) TYP
(R0.05) TYP
8X ( 0.25)
1
2
A
(0.4) TYP
B
SYMM
METAL
TYP
C
D
SYMM
SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 50X
4225242/A 08/2019
NOTES: (continued)
4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.
www.ti.com
PACKAGE OUTLINE
RSE0008A
UQFN - 0.6 mm max height
SCALE 7.000
PLASTIC QUAD FLATPACK - NO LEAD
1.55
1.45
B
A
PIN 1 INDEX AREA
1.55
1.45
C
0.6
0.5
SEATING PLANE
0.05
0.00
0.05 C
2X
0.1
0.05
0.35
0.25
6X
C A B
C
0.4
0.3
2X
4
3
(0.12)
TYP
0.45
0.35
5
SYMM
2X
1
2X
7
1
4X 0.5
8
SYMM
PIN 1 ID
(45 X 0.1)
4X
0.25
0.15
0.1
0.05
C A B
C
0.3
0.2
0.1
0.05
C A B
C
4220323/B 03/2018
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
EXAMPLE BOARD LAYOUT
RSE0008A
UQFN - 0.6 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
SYMM
(R0.05) TYP
2X (0.6)
8
6X (0.55)
7
1
4X (0.25)
SYMM
(1.3)
2X
(0.2)
4X (0.5)
5
3
4
2X (0.3)
(1.35)
LAND PATTERN EXAMPLE
SCALE:30X
0.07 MAX
ALL AROUND
0.07 MIN
ALL AROUND
SOLDER MASK
OPENING
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
(PREFERRED)
METAL
UNDER
SOLDER MASK
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
NOT TO SCALE
4220323/B 03/2018
NOTES: (continued)
3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
www.ti.com
EXAMPLE STENCIL DESIGN
RSE0008A
UQFN - 0.6 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
SYMM
(R0.05) TYP
8
2X (0.6)
6X (0.55)
7
1
4X (0.25)
SYMM
(1.3)
4X (0.5)
2X (0.2)
5
3
4
2X
(0.3)
(1.35)
SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICKNESS
SCALE: 30X
4220323/B 03/2018
NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertising