Texas Instruments | TPIC2060A Serial I/F Controlled 9-Channel Motor Driver for ODD | Datasheet | Texas Instruments TPIC2060A Serial I/F Controlled 9-Channel Motor Driver for ODD Datasheet

Texas Instruments TPIC2060A Serial I/F Controlled 9-Channel Motor Driver for ODD Datasheet
Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
TPIC2060A
SLIS166 – JULY 2015
TPIC2060A Serial I/F Controlled 9-Channel Motor Driver for ODD
1 Features
•
1
•
•
•
•
•
1
Serial Port Digital Interface
– Serial Peripheral Interface (SPI)
– 4-Wire Interface: SSZ, SCLK, SIMO, SOMI
– Maximum Read/Write 35 MHz
– 3.3-V Digital I/O
Actuator and Motor Driver
– PWM Control With H-Bridge Output
– Focus / Tracking / Tilt Actuator Driver With 12Bit DAC Control
– Sled Motor Drivers With Current Mode, 10-Bit
DAC Control
– Load Driver With 12-Bit DAC Control
– Stepping Motor Driver With 8-Bit PWM Control
Spindle Motor Driver
– Integrated Current Sense Resistance
– Changeable Current Limit Value via Register
Set
– Sensor-less: Rotor Position Sense by Motor
BEMF
– 12-Bit Spindle DAC Programmed via Serial
Port
– Self-contained Inductive Position Sense and
Startup
– Quick Stop by Automatic Controlled Brake:
Active Brake and Short Brake
– 1.5-A Maximum Continuous Current Excluding
Thermal Issues
– Low Rdson 0.35-Ω Typical MOSFET Output
Utility Functions
– Status Latch: Act Timer, SIF Error, PWR
Monitor, Thermal Protection, and SCP Error
– On-Chip Thermometer (15°C to 165°C/1.2°C)
9-V LDO
– Integrated Pre-Driver for 9-V LDO
– Select the External NFET by Current
Requirement
– Enable by Serial Control
Protection
– Individual Thermal Protect Circuit on SPM,
Sled, Step Collimator, and Actuator
– Two Alert Levels: Pre-Detect and Detect in
Thermal Protection
– ACTTEMP: Monitor the Actuator Temperature
Calculated from Integrating the DAC Value
Setup Previously
•
– Short-Circuit Protection for SPM, Sled, Load,
Step, and Act Channel
– Hardware Device Disable Pin XRSTIN
– Power Monitor by Undervoltage Lockout
(UVLO) and Overvoltage Protection (OVP)
Loader Mechanism Support:
– Independent End-Point Detection Mechanism
for Sled and Step Channel
– Tray Lock Detection
– Detect Tray Push Event
2 Applications
Optical Disc Drive (Blu-ray™, DVD, CD)
3 Description
The TPIC2060A is a low-noise motor driver IC
suitable for 12-V ODD. The 9-channel driver IC
controlled by a serial interface is optimized for driving
a spindle motor, a sled motor (stepping motor
applicable), a load motor, focus / tracking / tilt
actuators, and stepping motor for collimator lens.
Device Information(1)
PART NUMBER
TPIC2060A
PACKAGE
BODY SIZE (NOM)
HTSSOP (56)
6.10 mm × 14.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
MCOM
TPIC2060A
U
12 V
SPM
Driver
12 V
V
W
5V
SLED1+
12 V
3.3 V
SLED1
SLED1±
SLED2+
12 V
SLED2
SPI
SLED2±
TLT+
5V
Controller
TLT
TLT±
FCS+
5V
FCS
FCS±
TRK+
5V
TRK
12 V
TRK±
LOAD+
5V
LIN9VG
LOAD
LOAD±
STP1
STP1±
LDO
Control
9 Vout
STP1+
5V
LINFB
STP2+
5V
STP2
STP2±
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Description (continued).........................................
Pin Configuration and Functions .........................
Specifications.........................................................
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
8
8.3
8.4
8.5
8.6
1
1
1
2
3
3
5
9
Feature Description.................................................
Device Functional Modes........................................
Programming...........................................................
Register Maps .........................................................
15
18
19
21
Application and Implementation ........................ 42
9.1 Application Information............................................ 42
9.2 Typical Application ................................................. 54
10 Power Supply Recommendations ..................... 55
11 Layout................................................................... 56
Absolute Maximum Ratings ...................................... 5
ESD Ratings.............................................................. 5
Recommended Operating Conditions....................... 6
Thermal Information .................................................. 6
Electrical Characteristics........................................... 7
Serial I/F Write Timing Requirements ..................... 10
Serial I/F Read Timing Requirements..................... 11
Typical Characteristics ............................................ 12
11.1 Layout Guidelines ................................................. 56
11.2 Layout Example .................................................... 56
12 Device and Documentation Support ................. 57
12.1
12.2
12.3
12.4
Detailed Description ............................................ 13
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
57
57
57
57
13 Mechanical, Packaging, and Orderable
Information ........................................................... 57
8.1 Overview ................................................................. 13
8.2 Functional Block Diagram ....................................... 14
4 Revision History
2
DATE
REVISION
NOTES
July 2015
*
Initial release.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
5 Description (continued)
This IC has an integrated current sense resistance that measures SPM current, which reduces drive system
costs. The spindle motor driver part builds in sensorless logic, which attains low-noise operation at the start and
run times. The user does not need to self-start the device using the starting circuit or perform position detection
by BEMF of a motor or sensors such as a Hall device. As the output stage of all channels works in efficient PWM
driving, the user can attain low-power operation by PWM control. Dead-zone-less control is possible for a focus /
tracking / tilt actuator driver. In addition, the spindle part output current limiting circuit, the thermal shutdown
circuit, the sled-end detection circuit, collimator-lens-end detection circuit, actuator protection, and pre-driver for a
9-V LDO are built in. The newly added, built-in thermometer measures IC temperature.
6 Pin Configuration and Functions
DFD Package
56-Pin HTSSOP
Top View
1
SLED1_ P
(N.C)
56
2
SLED1_ N
LINFB
55
3
P12V_ SLD
LIN9VG
54
4
SLED2_ P
IDCHG(TEST)
53
5
SLED2_ N
(N.C)
52
6
PGND_ 2
AGND
51
7
C10V
(N.C)
50
8
CP1
M COM
49
9
CP2
PGND_ SPM 2
48
10
CP3
W
47
11
GPOUT
P12V_ SPM 2
46
12
XFG
V
45
13
RDY
PGND_ SPM 1
44
14
SSZ
U
43
15
SCLK
P12V_ SPM 1
42
16
SIM O
PGND_ 1
41
17
SOM I
FCS_ N
40
18
SIOV
FCS_ P
39
19
XRSTIN
TRK_ N
38
20
(N.C)
TRK_ P
37
21
(N.C)
TLT_ P
36
22
CV3P3A
TLT_ N
35
23
AGND/DGND
P5V
34
24
(N.C)
STP1_ P 33
25
P5V12L
STP1_ N
26
LOAD_ N
STP2_ P 31
27
LOAD_ P
STP2_ N
30
28
CA5V
(N.C)
29
32
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
3
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
Pin Functions
PIN
NAME
NO.
I/O
DESCRIPTION
AGND
51
PS
Ground terminal for internal analog
AGND/DGND
23
PS
Ground terminal for internal digital and analog
CA5V
28
MISC
The capacitance connection terminal for control system power supply. Connect a 0.1-µF or
lager decoupling capacitor.
CP1
8
CP2
9
MISC
Capacitance connections for charge pump
CP3
10
CV3P3
22
MISC
Capacitance terminal for internal 3.3-V core (typ 0.1 µF)
FCS_P
39
OUT
Focus positive output terminal
FCS_N
40
OUT
Focus negative output terminal
GPOUT
11
OUT
General-purpose output (test monitor)
IDCHG(TEST)
53
—
Test pin (leave open)
LIN9VG
54
—
9-V predriver output control signal for external NFET
LINFB
55
—
Voltage feedback of 9-V pre-driver (controlled to LINFB = 1.215 V)
LOAD_N
26
OUT
Load negative output terminal
LOAD_P
27
OUT
Load positive output terminal
MCOM
49
IN
Motor center tap connection
20, 21, 24, 29,
50, 52, 56
—
Leave open
P12V_SLD
3
PS
Power supply terminal for SLED drivers
P12V_SPM1
42
PS
Power supply terminal for SPM driver output stage
P12V_SPM2
46
PS
Power supply terminal for SPM driver output stage
P5V
34
PS
Power supply terminal for 5-V driver output
P5V12L
25
PS
Power supply terminal (5 or 12 V) for load driver output stages
PGND_1
41
PS
GND terminal
PGND_2
6
PS
GND terminal
PGND_SPM1
44
PS
Ground terminal for spindle driver
PGND_SPM2
48
PS
Ground terminal for spindle driver
RDY
13
OUT
SCLK
15
IN
SIO Serial clock input terminal
SIMO
16
IN
SIO slave input master output terminal
SIOV
18
PS
Power supply terminal for serial port 3.3 V typical
SLED1_N
2
OUT
Sled1 negative output terminal
SLED1_P
1
OUT
Sled1 positive output terminal
SLED2_N
5
OUT
Sled2 negative output terminal
SLED2_P
4
OUT
Sled2 positive output terminal
SOMI
17
OUT
SIO slave output master input terminal
SSZ
14
IN
STP1_N
32
OUT
STP1 negative output terminal for collimator lens motor
STP1_P
33
OUT
STP1 positive output terminal for collimator lens motor
STP2_N
30
OUT
STP2 negative output terminal for collimator lens motor
STP2_P
31
OUT
STP2 positive output terminal for collimator lens motor
TLT_N
35
OUT
Tilt negative output terminal
TLT_P
36
OUT
Tilt positive output terminal
TRK_P
37
OUT
Tracking positive output terminal
TRK_N
38
OUT
Tracking negative output terminal
U
43
OUT
U phase output terminal for spindle motor
(N.C)
4
Device ready signal internally pulled up to SIOV
SIO slave select active-low input terminal
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
Pin Functions (continued)
PIN
NAME
I/O
NO.
DESCRIPTION
V
45
OUT
V phase output terminal for spindle motor
W
47
OUT
W phase output terminal for spindle motor
XFG
12
OUT
Motor speed signal output, internally pulled up to SIOV
XRSTIN
19
IN
RESET input terminal to reset the driver IC (optional)
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature (unless otherwise noted)
(1)
MIN
MAX
5-V supply voltage P5V
6
12-V supply voltage P12V
15
Load supply P5V12 voltage
15
Spindle output peak voltage
15
Spindle output current
2.5
Spindle output peak current、(PW ≤ 2 ms、Duty ≤ 30%)
3.5
Sled output peak current
1.0
Focus/tracking/tilt driver output peak current
1.0
Load driver output peak current
–0.3
(2)
Operating temperature
–20
(1)
(2)
A
Storage temperature
VCC + 0.3
V
1344
mW
75
Lead temperature 1.6 mm from case for 10 s
Tstg
V
1.0
Input/output voltage
Power dissipation
UNIT
260
–60
°C
150
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
A lower RθJC is attainable if the exposed pad is connected to a large copper ground plane. RθJC and RθJA are values for 56-pin TSSOP
without a exposed heat slug (HSL) on bottom. Actual thermal resistance would be better than the above values.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic
discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±2000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
5
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
Operating supply voltage (apply for P5V)
Driver 12-V supply voltage (apply for P12V) (1)
NOM
MAX
4.5
5.0
5.5
10.8
12.0
13.2
UNIT
4.5
5.0
5.5
10.8
12.0
13.2
SIOV voltage
3.0
3.3
3.6
Operating temperature range
–20
25
75
°C
30
33.8688
35
MHz
Load operating supply voltage (apply for P5V12L)
SCLK frequency
SIMO, SSZ, SCLK pin 'H' level input voltage range
2.2
SIMO, SSZ, SCLK pin 'L' level input voltage range
–0.2
0.8
2.2
P5V + 0.1
–0.1
0.8
XRSTIN pin 'H' level input voltage
XRSTIN pin 'L' level input voltage range
SIOV + 0.2
Spindle output current (U, V, W average total)
1.7
Spindle output current [peak]
3.0
Focus / tracking / tilt / loading / sled output current [average]
0.4
Focus / tracking / tilt / loading / sled output current [peak]
STP output average current
(1)
V
V
A
0.8
300
mA
(P5V = 4.5 to 5.5 V, P12V = 10.8 to 13.2 V, CATA ≈ –20℃ to 75℃, unless otherwise noted)
7.4 Thermal Information
TPIC2060A
THERMAL METRIC (1)
DFD (HTSSOP)
UNIT
56 PINS
RθJA
Junction-to-ambient thermal resistance
16.9
°C/W
RθJC
Junction-to-case thermal resistance
0.8
°C/W
RθJB
Junction-to-board thermal resistance
5.2
°C/W
ψJT
Junction-to-top characterization parameter
1
°C/W
ψJB
Junction-to-board characterization parameter
5.2
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
0.9
°C/W
(1)
6
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
7.5 Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
COMMON PART
ISTBY
Stand by supply current
Standby mode (XSLEEP = 0)
VCV3
CV3P3 output voltage
Iload = 25 mA
RXM
XRSTIN pulldown resistor
RRDY
RDY pullup resistor
VRDY
RDY low level output voltage
RXFG
XFG output resistor
VXFGH
XFG high-level output voltage
SIOV = 3.3 V, XSLEEP = 1, IOH =
100 µA
VSFGL
XFG low-level output voltage
SIOV = 3.3 V, XSLEEP = 1, IOL = 100 µA
RGPO
GPOUT output resistor
0.6
1.2
mA
3.1
3.3
3.5
V
80
200
320
13.2
33
52.8
0.3
V
100
200
300
Ω
SIOV = 3.3 V, IOL = –100 µA
SIOV – 0.3
V
0.3
100
VGPOH
GPOUT high-level output voltage
SIOV = 3.3 V, XSLEEP = 1,
GPOUT_ENA = 1,GPOUT_HL = 1,
IOH = 100 µA
VGPOL
GPOUT low-level output voltage
SIOV = 3.3 V, XSLEEP = 1,
GPOUT_ENA = 1,GPOUT_HL = 0,
IOH = 100 µA
TTSD
Thermal protection on
temperature
Design value
TTSDhys
Thermal protection hysteresis
temperature
Vonvcc
Voffvcc
kΩ
200
Ω
300
SIOV – 0.3
V
0.3
135
150
165
5
15
25
P5V reset on voltage
3.6
3.7
3.8
P5V reset off voltage
3.6
3.8
4.0
Vonvcc
P12V reset on voltage
7.9
8.4
8.9
Voffvcc
P12V reset off voltage
8.3
8.8
9.3
VonCV3
CV3P3 reset on voltage
2.55
2.7
2.85
VoffCV3
CV3P3 reset off voltage
2,65
2,8
2,95
V
°C
VonSIOV
SIOV reset on voltage
(1)
VoffSIOV
SIOV reset off voltage
(1)
VovpspmOn
OVP detection voltage (spindle) (1)
14.2
14.9
15.6
VovpspmOff
OVP release voltage (spindle) (1)
13.8
14.5
15.2
VovpOn
OVP detection voltage (except
spindle) (1)
5.9
6.2
6.5
VovpOff
OVP release voltage (except
spindle) (1)
5.7
6.0
6.3
132.6
156
179.4
kHz
15.6
18.5
21.4
V
0.4
0.7
Ω
15.6
times
1.9
2
2.1
2
2.1
2.2
V
CHARGE PUMP PART
FCHGP
Frequency
XSLEEP = 1
VCHGP
Output voltage
Ccp1 = Ccp3 = 0.1 µF Io = –1 mA
SPINDLE MOTOR DRIVER PART
RttlSPM
Total output resistance high side
+ low side
ResSPM
Resolution
VoutSPM
Spindle grain
WidDZSPM
Spindle dead band
(1)
IOUT = 500 mA
12
Magnification to 1.0 inputs
12.4
14.0
bit
Forward
12h
52h
92h
Reverse
–92h
–52h
–12h
These values are protection functions only, and stress beyond those listed under Recommended Operating Conditions may cause
permanent damage to the device.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
7
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
SPMClim
SPMClimF
Current limit
Current limit fine adjust
TEST CONDITIONS
MIN
TYP
MAX
SPM_RCOM_SEL = 00
SPM_TQAJST = 00
1019.7
1133
1246.3
SPM_RCOM_SEL = 01
SPM_TQAJST = 00
694.8
772
849.2
SPM_RCOM_SEL = 10
SPM_TQAJST = 00
1274.4
1416
1557.6
SPM_RCOM_SEL = 11
SPM_TQAJST = 00
1530.0
1700
1870.0
SPM_RCOM_SEL = xx
SPM_TQAJST = 01
–4%
–5%
–6%
SPM_RCOM_SEL = xx
SPM_TQAJST = 10
–8%
–10%
–12%
SPM_RCOM_SEL = xx
SPM_TQAJST = 11
–12%
–15%
–18%
1.6
2.5
UNIT
mA
SLED MOTOR DRIVER PART
RttlSLD
Total output resistance high side
+ low side
ResSLD
Resolution
WidDZSLD
input dead band
GnSLD
Sled current gain
VthEdetSLD
END_DET BEMF threshold
voltage
P12 V = 10.8 to 13.2 V, IO = 500
mA
10
Forward
+1Fh
Reverse
–20h
P5V = 5 V,P12V = 12 V VSLED =
7FFh
Ω
bit
760
880
1000
SLD_ENA = 1, SLD_ENDDET_ENA
= 1, SLEDENDTH <1:0> = 00
62
124
186
SLEDENDTH<1:0> = 01
35
72
105
SLEDENDTH<1:0> = 11
80
168
250
0.7
1.1
mA
mV
FOCUS/TILT/TRACKING DRIVER PART
RttlAct
Each channel total output
resistance high side + low side
ResACT
Resolution
VOfstACT
Each channel output offset
voltage
DAC_code = 000h
GnAct
Each channel voltage gain
Magnification to 1.0 inputs
DifOff
FCS, TLT differential output offset
DIFF_TLT = 1, FCS-TLT
voltage
GnDAct
FCS, TLT differential gain ratio
P5V = 4.5 to 5.5 V、IO = 500 mA
12
DIFF_TLT = 1, FCS-TLT (Typ = 1)
Ω
bit
–20
0
20
mV
5
6
7
times
–40
0
40
mV
0.89
1
1.13
1.2
1.9
LOAD DRIVER PART
RttlLOD
Total output resistance high side
+ low side
ResLOD
Resolution
GnLOD
Voltage gain
WidDZLOD
Dead band
8
P5V12L = 4.5 V to 5.5 V、IO = 500
mA
P5V12L = 10.8 V to 13.2 V、IO =
500 mA
12
P5V12L = 4.5 to 5.5 V
P5V12L = 10.8 to 13.2 V
6.0
6.9
12.6
14.0
15.4
20h
Reverse
–21h
Submit Documentation Feedback
bit
5.1
Forward
Ω
times
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
LockDth
PushDVth
PushDTth
Tray lock detect threshold current
Tray push detect voltage
threshold
Tray push detect time threshold
TEST CONDITIONS
MIN
TYP
MAX
P5V12L = 5 V,
TRAY_LOCKDET[2:0] = 1
80
100
120
P5V12L = 12 V,
TRAY_LOCKDET[2:0] = 1
80
100
120
P5V12L = 5 V,
TRAY_LOCKDET[2:0] = 2
120
150
180
P5V12L = 12 V,
TRAY_LOCKDET[2:0] = 2
120
150
180
P5V12L = 5 V,
TRAY_LOCKDET[2:0] = 3
160
200
240
P5V12L = 12 V,
TRAY_LOCKDET[2:0] = 3
160
200
240
P5V12L = 5 V,
TRAY_LOCKDET[2:0] = 4
212
250
287
P5V12L = 12 V,
TRAY_LOCKDET[2:0] = 4
212
250
287
P5V12L = 5 V,
TRAY_LOCKDET[2:0] = 5
255
300
345
P5V12L = 12 V,
TRAY_LOCKDET[2:0] = 5
255
300
345
P5V12L = 5 V,
TRAY_LOCKDET[2:0] = 6
297
350
402
P5V12L = 12 V,
TRAY_LOCKDET[2:0] = 6
297
350
402
P5V12L = 5 V,
TRAY_LOCKDET[2:0] = 7
340
400
460
P5V12L = 12 V,
TRAY_LOCKDET[2:0] = 7
340
400
460
LOAD_ENA = 0, P5V12L = 12V,
PUSHDETTH[1:0] = 01
0.8
1.0
1.2
LOAD_ENA = 0, P5V12L = 12V,
PUSHDETTH[1:0] = 10
0.52
0.75
0.96
LOAD_ENA = 0, P5V12L = 12V,
PUSHDETTH[1:0] = 11
0.27
0.5
0.63
LOAD_ENA = 0, P5V12L = 12V,
PUSHDETTH_TIME[1:0] = 00
78
104
130
LOAD_ENA = 0, P5V12L = 12V,
PUSHDETTH_TIME[1:0] = 01
156
208
260
LOAD_ENA = 0, P5V12L = 12V,
PUSHDETTH_TIME[1:0] = 10
312
416
520
0
25
1.0
1.5
UNIT
mA
V
ms
LOAD_ENA = 0, P5V12L = 12V,
PUSHDETTH_TIME[1:0] = 11
STEPPING MOTOR DRIVER PART
RttlSTP
Total output resistance high side
+ low side
ResSTP
Resolution
VthEdetSTP
END_DET threshold level
IO = 100 mA
8
STP_ENA = 1, STP_ENDDET_ENA
= 1, STPDENDTH<1:0> = 00
Ω
bit
19
39
59
1.165
1.215
1.265
mV
9-V LDO DRIVER PART
LINFBVth
LINFB threshold voltage
V
THERMOMETER PART
ResTEMP
Resolution
7
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
bit
9
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Trng
Temperature range
FTEMP
Update cycle
MIN
CHIPTEMP[6:0] = 00
CHIPTEMP[6:0] = 7Fh
TYP
MAX
8
15
22
155
165
175
UNIT
°C
10
kHz
26
ms
ACTUATOR PROTECTION
tintACTTEMP
Update cycle
SERIAL PORT VOLTAGE LEVELS
SOMI
High-level output voltage, VOH
IOH = 1 mA
80% SIOV
SOMI
Low-level output voltage, VOL
IOL = 1 mA
SIMO
High-level input voltage, VIH
SIMO
Low level input voltage, VIL
tSIMO
Input rise/fall time
20% to 80% of SIOV
3.5
tSOMI
Output rise/fall time
Cload = 30 pF, 20% to 80% of SIOV
10
RSCLK
Internal pulldown resistance
80
200
320
RSSZ
Internal pullup resistance
80
200
320
RSIMO
Internal pulldown resistance
80
200
320
20% SIOV
70% SIOV
V
20% SIOV
ns
kΩ
7.6 Serial I/F Write Timing Requirements
MIN
NOM
MAX
UNIT
35
MHz
ƒck
SCLK clock frequency (SIOV = 3.3 V)
tckl
SCLK low time
11
ns
tckh
SCLK high time
11
ns
tsens
SSZ setup time
7
ns
tsenh
SSZ hold time
7
ns
tsl
SSZ disable high time
11
ns
tds
SIMO setup time (Write)
7
ns
tdh
SIMO hold time (Write)
7
ns
Ts l
SSZ
Tsens
Fck
Tsenh
SCLK
Tckh
Tckl
SIMO
Tds
Tdh
SOMI
Hi-Z
Figure 1. Serial Port Write Timing
10
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
7.7 Serial I/F Read Timing Requirements
MIN
NOM
MAX
UNIT
35
MHz
ƒck
SCLK clock frequency (SIOV = 3.3 V)
tckl
SCLK low time
11
ns
tckh
SCLK high time
11
ns
tsens
SSZ setup time
7
ns
tsenh
SSZ hold time
7
ns
tsl
SSZ disable high time
11
ns
tds
SIMO setup time (Write)
7
ns
tdh
SIMO hold time (Write)
7
trdly
SOMI delay time (Read) - (CLOAD = 10 pF, SIOV = 3.3 V)
2
9
ns
tsendl
SOMI hold time (Read) - (CLOAD = 10 pF, SIOV = 3.3 V)
2
9
ns
trls
SOMI release time (Read) - (CLOAD = 10 pF, SIOV = 3.3 V) From SSZ
rise to SOMI HIZ
0
9
ns
ns
Tsl
SSZ
Tsenh
Fck
Tsens
Trls
SCLK
Tds
Tckh
Td h
Tckl
SIMO
R
SOMI
Hi-Z
Figure 2. Serial Port Read Timings
Tsl
SSZ
Tsens
Tsenh
Fck
SCLK
Tck h Tck l
SIMO
Tds
Tdh
R
Trls
SOMI
Hi-Z
Trdly
Tsendl
Figure 3. Serial Port Read Timings (Advanced Read Mode)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
11
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
100%
100%
90%
90%
80%
80%
70%
70%
Output Duty
Output Duty
7.8 Typical Characteristics
60%
50%
40%
30%
40%
20%
STP1+
STP1
10%
-547
-47
453
DAC Code
953
1453
STP2+
STP2
10%
1953
0
-2047 -1547 -1047
D003
Figure 4. STP1 Driver: DAC Code vs Output On Duty
12
50%
30%
20%
0
-2047 -1547 -1047
60%
-547
-47
453
DAC Code
953
1453
1953
D004
Figure 5. STP2 Driver: DAC Code vs Output On Duty
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8 Detailed Description
8.1 Overview
The TPIC2060A is a low-noise motor driver IC suitable for 12-V ODD. The 9-channel driver IC controlled by a
serial interface is optimized for driving a spindle motor, a sled motor (stepping motor applicable), a load motor,
focus / tracking / tilt actuators, and stepping motor for collimator lens. This IC has an integrated current sense
resistance that measures SPM current, which reduces drive system costs. The spindle motor driver part builds in
sensorless logic, which attains low-noise operation at the start and run times. The user does not need to selfstart the device using the starting circuit or perform position detection by BEMF of a motor or sensors such as a
Hall device. As the output stage of all channels works in efficient PWM driving, the user can attain low-power
operation by PWM control. Dead-zone-less control is possible for a focus / tracking / tilt actuator driver. In
addition, the spindle part output current limiting circuit, the thermal shutdown circuit, the sled-end detection
circuit, collimator-lens-end detection circuit, actuator protection, and pre-driver for a 9-V LDO are built in. The
newly added, built-in thermometer measures IC temperature.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
13
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
12V
P12V_ SPM 2
CP3
P5V
0.1u
CP2
CP1
0.1u
5V
P12V_ SLD
12V
12V
P12V_ SPM 1
8.2 Functional Block Diagram
12V
PGND_ SPM 1
analog
SPM _ RCOM
3.3V
SPM _ ENA
SIOV
XFG
XFG
PGN D _ SPM 2
19V
Charg e
p um p
XSLEEP
SPM
Current lim it
SPM Log ic
DAC PW M
BEM F
d etector
M COM
U
XSLEEP
SIOV
W
SIM O
200k
SIM O
SLED1+
SPI I/F
SCLK
SCLK
DACPW M
SI OV
SLD_ ENA
SOM I
SOM I
3.3V
SI OV
GPOUT
p re
-driver
SLD_ E_ ENA
GPOU T
GPOUTENA
SLED1-
I-F/B
SLED2+
p re
-driver
pwrFET
SLED2-
I-F/B
TLT+
DACPW M
p re
-driver
TLT_ ENA
pwrFET
TLT-
F/B
FCS+
DACPW
WM
M
int 3.3V
Reg ulator
0.1u
FCS_ ENA
P5V
SIOV
P12V
33k
SIOV
Pow er
m onitor
RDY
p re
-driver
ACTTEM PTH> 0
p w rFET
TRK+
p re
-driver
TRK_ ENA
p w rFET
F/B
P5V
FCS-
F/B
ACTTEMP
CV3P3V
RDY
p w rFET
On chip
therm om eter
XRSTIN
200k
InterLock
V
p w rFET
Dig ital core
SLED END
det
SSZ
SSZ
p re
-driver
200k
3.3V
TRK-
P5V12L
DACPW
WM
M
12V
5V
CA5V
LOAD+
TRAY xxx
det
5V Analog
0.1u
12V
p re
-driver
p w rFET
LOAD-
F/B
TRAY_ E_ ENA
LIN9VG
LDO
control
LIN9V_ DIS
LOAD_ ENA
STP1+
9V
DACPW M
STEP END
det
LINFB
p re
-driver
p w rFET
STP1-
F/B
p re
-driver
STP_ ENA STEP_E_ENA
STP2+
p w rFET
STP2-
F/B
C10V
int 10V
Reg ulator
14
PGND_ 1-2
AGND
/DGND
TPIC2060
TPIC2060A
AGND
0.1u
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8.3 Feature Description
8.3.1 Protection Functions
The TPIC2060A has four protection features to protect target equipment: overvoltage protection (OVP), shortcircuit protection (SCP), thermal protection (TSD), and actuator temperature protection (ACTTIMER).
8.3.1.1 OVP
The OVP function protects the unit from the supplying high voltage. When the supply voltage exceeds 6.2 V (for
P5V), all driver output goes Hi-Z. SPM, sled, and load channels put Hi-Z when P12V is over 14.9 V. Regardless
of the input voltage of P5V12L, the load channel become Hi-Z at the time of OVP_P5V or OVP_P12V. When the
supply voltage falls below a typical 6.0 V, all outputs start to operate again. (14.5 V for 12-V driver channel) The
OVP and POR (RDY) function is not interlocking.
OVP is intended to protect the device in evaluation stage as temporary and back-up solution.
8.3.1.2 SCP
SCP protects the device from breakdown by large current. Each behavior is indicated on Table 1.
Table 1. Protection Threshold Table
BLOCK
FUNCTION
DETECTION CURRENT
DETECT TIME
HI-Z HOLD TIME
0.8 to 1.6 µs
1.6 ms
STEP driver
SPM driver
Monitor driver output voltage
Sled driver
SCP
Load driver
Hi side FET output V = GND
Lo side FET output V = Supply voltage
Actuator driver
When the large current is detected on each block, the device puts the output FET to Hi-Z.
When SCP occurs, it returns automatically after expiring set Hi-Z hold time. The OCPSCPERR (REG7F) and
SCP flag (REG7B) are set at detection.
The SCP function always monitors the output voltage of the high-side and low-side FET of the output driver.
When the setting voltage is not outputted, the device recognizes it as SCP and changes output Hi-Z. The device
returns to the original state automatically after 1.6 ms.
VDAC set
Driver cu rrent
Hi-Z
Hi-Z
detect1.6us
Drivervoltag e
1.6m s
RDY
Figure 6. Example of SCP (Driver Short to GND)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
15
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
8.3.1.3 Temperature Shutdown (TSD)
TSD is a protection function which intercepts an output and suspends an operation when the IC temperature
exceeds a maximum permissible on a safety. TSD makes an output Hi-Z when the temperature rises up and a
threshold value is exceeded. There are two levels for threshold: Alert and Trip. An alarm is given by status
register TSD_FAULT_ on Alert level with 135°C. If it the temperature continues to rise, the register TSD_ is set at
150°C, and the driver output changes HI-Z. If the temperature falls and reaches 135°C, it will output again. The
TPIC2060A has 11 temperature sensors in each circuit block. Particular sensors are assigned to the appropriate
status flags in Table 2.
Table 2. Thermal Sensor Assignment
CIRCUIT
ALERT (°C)
TRIP (°C)
RELEASE (°C)
ALERT FLAG
TRIP FLAG
U
135
150
135
TSD_FAULT_SPM
TSD_SPM
V
135
150
135
TSD_FAULT_SPM
TSD_SPM
W
135
150
135
TSD_FAULT_SPM
TSD_SPM
TLT
135
150
135
TSD_FAULT_ACT
TSD_ACT
FCS
135
150
135
TSD_FAULT_ACT
TSD_ACT
TRK
135
150
135
TSD_FAULT_ACT
TSD_ACT
SLED1
135
150
135
TSD_FAULT_ACT
TSD_ACT
SLED2
135
150
135
TSD_FAULT_ACT
TSD_ACT
STP
135
150
135
TSD_FAULT_ACT
TSD_ACT
LOAD
135
150
135
TSD_FAULT_ACT
TSD_ACT
P12DCHG
135
150
135
TSD_FAULT_P12DCHG
TSD_P12DCHG
8.3.1.4 ACTTIMER
The TPIC2060A has an actuator protection function named ACTTIMER. This function sets the actuator channel
output to Hi-Z when the actuator coil current exceeds a specific value. Some other devices use a simple actuator
protection function that detects if max current is exceeded with time; however, this other type of actuator
protection function lacks accuracy. This new protection calculates heat accumulation and judges accordingly.
When this function operates, the load driver channel output will be Hi-Z, the spindle channel is forced to “Auto
short brake” and the disc motor stops.
Observe if the protection has occurred by checking the Fault register ACTTIMER_FAULT and
ACT_TIMER_PROT. ACTTIMER_FAULT has a character for advance notice, set before detecting
ACT_TIMER_PROT. After an ACT_TIMER_PROT is set, even if the temperature falls, it will not release the
protection automatically. It is necessary to clear the flag by setting RST_ERR_FLAG or setting 0 to
ACTTEMPTH. The ACTTIMER function is disabled by setting H to ACTPROT_OFF or setting 0 to ACTTEMPTH.
To acquire the optimal value for ACTTEMPTH, set the device into the condition of the detection level, and read
the value of ACTTEMP. The present value can be read from ACTTEMP. The ACTTEMP data is updated in the
register in ACTPROT_OFF = 0 and ACTTEMPTH > 0.
16
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
RST_ ERR_ FLAG
ACTTIM ER_ FAULT
ACT_ TIM ER_ PROT
ACTTEM PTH
ACTTEM PTH-1
ACTTEM P cou nt
Hi-Z
FCS+ , TRK+ , TLT+
FCS-, TRK-, TLT-
Hi-Z
Sled1+ , Sled 2+
Hi-Z
Sled1-, Sled2-
Step 1+ , Step 2+
Hi-Z
Step 1-, Step 2-
Hi-Z
Load +
Hi-Z
Load -
Hi-Z
M otor rp m
0
aut o short brake
XFG
disab le 300m s
Figure 7. Actuator Temperature Protections
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
17
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
8.4 Device Functional Modes
8.4.1 Differential Tilt Mode
The TPIC2060A supports differential tilt mode, which outputs the value calculated from focus and tilt. Focus and
tilt can be set in differential mode by DIFF_TLT (REG74) = 1. Because focus and tilt are updated at the same
time, the update interval of tilt can be thinned out. Output data changes at after writing VFCS data. Therefore, it
is necessary to write VFCS data when setting VTLT. In differential mode, the output value is calculated as
follows.
FCS_OUT = (VFCS + VTLT) × 6
TLT_OUT = (VFCS – VTLT) × 6
(1)
(2)
8.4.2 Power-On Reset (POR)
8.4.2.1 RDY (Power Ready)
The TPIC2060A prepares the RDY pin to show a power status to the host controller. A device sets RDY output
to high (= POR), if the supply voltage and internal regulator voltage reach a rated value. All registers are
initialized at the time of POR operation. Figure 8 shows the behavior of RDY.
RDY: High
(Write data)
Register reset
Register valid data
XRSTIN = L (*1)
or RST_REGS = 1
P5V > 3.8 V
and CV3P3 > 2.8 V
and SIOV > 2.1 V
and P12V > 8.8 V
or
or
or
P5V < 3.7 V
CV3P3 < 2.7 V
SIOV < 2.0 V
P12V < 8.4 V
RDY: Low
A.
*1 = The period of XRSTIN cannot be communicated with the device.
Figure 8. 10 RDY Pin Behavior
8.4.2.2 Voltage Monitoring
Power faults are reported in the UVLOMon register. Each UVLOMon bit is initialized to 0 upon a cold power-up.
After a fault is detected, the appropriate fault bit is latched high. Writing to the RST_ERR_FLG (REG77) clears
all UVLOMon bits. Table 3 summarizes the power device faults and actions.
Table 3. Power Fault Monitor
FAULT TYPE
LATCHED REGISTER
DRIVER OUTPUT AT DETECTION
POR
CRITERIA
Yes
<3.7 V
Hi-Z
SPM
SLED
LOAD
P5V under voltage
UVLO_P5V
Internal 3.3 V under voltage
UVLO_INT3P3
Yes
<2.7 V
Hi-Z
P12V under voltage
UVLO_P12V
Yes (1)
<8.4 V
Hi-Z
SIOV under voltage
UVLO_SIOV
Yes
<2.0 V
Hi-Z
P5V over voltage
OVP_P5V
>6.2 V
Hi-Z
P12V over voltage
OVP_P12V
>14.9 V
(1)
18
Hi-Z
STEP
ACT
—
—
P12VMUTE_NORST = 0: force POR, P12VMUTE_NORST = 1: no POR
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8.5 Programming
8.5.1 Serial Port Functional Description
The serial communication of the TPIC2060A is based on a SPI communications protocol. TPIC2060A is put on
the slave side. All 16-bit transmission data is effective in SSZ = L period.
The bit stream sent through SIMO from a master (DSP) is latched to an internal shift register by the rising edge
of SCLK. All data is transmitted in a 16-bit format of a command and data. A format has two types of data, 8 bits
and 12 bits in length. To access specific registers, an address and R/W flag are specified as a command part. In
addition, 12-bit data types do not have a R/W flag in the packet, as the DAC register (= 12-bit data form) is
Write only. A transfer packet, command and data, is transmitted sequentially from MSB to LSB. A packet is
distinguished in MSB 2 bits of command. In the case of 11, it handles a packet for control register access, and
the other processed as a packet for a DAC data setting.
These are the four kinds of serial-data communication packets:
• Write 12 bits DAC data (MSB two bit ≠ 11)
• Write 8 bits control register (MSB two bit = 11)
• Read 8 bits control register (MSB two bit = 11)
• Write 12 bits Focus DAC data+Read 8 bits status register at the same time (MSB two bit ≠ 11)
8.5.2 Write Operation
For write operations, DSP transmits 16-bit (command + address + data) data in an order from MSB. Only the 16bit data, 16 SCLK sent from the master during SSZ = L, is effective. If >17 or <15 SCLK pulses are received
during the time that SSZ is low, the whole packet is ignored. For all valid write operations, the data of the shift
register is latched into its designated internal register at the rising edge of the 16th SCLK. All internal register bits,
except as indicated otherwise, are reset to their default states upon power-on reset.
SSZ
SCLK
SIMO
C3
C2
C1
C0
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
D4
D3
D2
D1
D0
SOMI
Hi-Z
Figure 9. Write 12 Bits DAC Data
SSZ
SCLK
SIMO
A6
A5
A4
A3
A2
A1
A0
W
D7
D6
D5
SOMI
Hi-Z
Figure 10. Write 8 Bits Control Register
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
19
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
Programming (continued)
8.5.3 Read Operation
DSP sends an 8-bit header through SIMO to perform the Read operation. The TPIC2060A starts to drive the
SOMI line upon the eighth falling edge of SCLK and shifts out eight data bits. The master DSP inputs 8 bits of
data from SOMI after the ninth rising edge of SCLK.
SSZ
SCLK
SIMO
SOMI
A6
A5
A4
A3
A2
A1
A0
R
D7
Hi-Z
D6
D5
D4
D3
D2
D1
D0
Figure 11. Read 8 Bits Control Register
8.5.4 Write and Read Operation
Optionally, the master DSP can read the Status register during writing a 12 bits DAC (Focus DAC) packet. It is
enabled by setting bit RDSTAT_ON_VFCS (REG74) = H.
SSZ
SCLK
SIMO
C3
C2
C1
SOMI
Hi-Z
C0
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Figure 12. Write 12 Bits Focus DAC Data + Read 8 Bits Status Data
20
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8.6 Register Maps
All registers are in WRITE-protect mode after XRSTIN release. WRITE_ENA bit (REG76) = 1 is required before
writing data in register.
8.6.1 Register State Transition
Device Pow er On
version d ata
(REG7E)
POR
Reg ister in itialized
P5V < 2.0V
or C V3P3 < 2.0V
or RST_ ERR_ FLAG= 1
P5V < 3.7V
or CV3P3 < 2.7V
orSIOV< 2.0V
orP12V< 8.4V
or SIF_ TIM EOUT_ ERR= 1
or RST_ REGS= 1
orXRSTIN= L
W RITE_ ENABLE= 0
orXSLEEP= 0
XRSTIN= H
VDAC Reg d ata
(REG01-09)
In itial (000)
Vxxx W rite
RST_ INDAC= 1
orXXX_ ENA= 0
P5V < 3.7V
or CV3P3 < 2.7V
orSIOV< 2.0V
orP12V< 8.4V
or P5V > 6.3V
orP12V> 14.5V
orXRSTIN= L
or SIF_ TIM EOUT_ ERR= 1
orRST_ REGS= 1
Con trol Reg d ata
REG70-77,7C
REG78[4:0]
REG6B-6F
Error latch ed Reg d ata
(REG78[5],79,7A,7B,7F[7:1])
set Value
(error occur)
Reg ister valid d ata
The register contents are not affected.
Figure 13. Register Behavior
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
21
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
Register Maps (continued)
8.6.2
DAC Register (12-Bit Write Only)
Two different forms are prepared in the 12-bit DAC register. The forms are selected by setting VDAC_MAPSW
(REG74h).
Table 4. List 2 DAC Register (VDAC_MAPSW = 0)
REG
NAME
00h
N/A
01h
VTLT
VTLT
[11]
VTLT
[10]
VTLT[9 VTLT[8 VTLT[7
]
]
]
VTLT[6]
VTLT[5]
02h
VFCS
VFCS
[11]
VFCS
[10]
VFCS[
9]
VFCS[
8]
VFCS[
7]
VFCS[6]
03h
VTRK
VTRK
[11]
VTRK
[10]
VTRK[
9]
VTRK[
8]
VTRK[
7]
04h
VSLD1
VSLD1
[11]
VSLD1
[10]
VSLD1
[9]
VSLD1
[8]
05h
VSLD2
VSLD2
[11]
VSLD2
[10]
VSLD2
[9]
06h
VSTP1
VSTP1
[11]
VSTP1
[10]
07h
VSTP2
VSTP2
[11]
08h
VSPM
09h
VLOA
D
0Ah
N/A
N/A
0Bh
N/A
N/A
(1)
11
10
9
8
7
6
5
4
3
2
1
0
VTLT[4]
VTLT[3]
VTLT[2]
VTLT[1]
VTLT[0]
VFCS[5]
VFCS[4]
VFCS[3]
VFCS[2]
VFCS[1]
VFCS[0]
VTRK[6]
VTRK[5]
VTRK[4]
VTRK[3]
VTRK[2]
VTRK[1]
VTRK[0]
VSLD1
[7]
VSLD1
[6]
VSLD1
[5]
VSLD1
[4]
VSLD1[3]
VSLD1[2]
VSLD1[1] (1)
VSLD1[0] (1)
VSLD2
[8]
VSLD2
[7]
VSLD2
[6]
VSLD2
[5]
VSLD2
[4]
VSLD2[3]
VSLD2[2]
VSLD2[1] (1)
VSLD2[0] (1)
VSTP1
[9]
VSTP1
[8]
VSTP1
[7]
VSTP1
[6]
VSTP1
[5]
VSTP1
[4]
VSTP1[3] (1)
VSTP1[2] (1)
VSTP1[1] (1)
VSTP1[0] (1)
VSTP2
[10]
VSTP2
[9]
VSTP2
[8]
VSTP2
[7]
VSTP2
[6]
VSTP2
[5]
VSTP2
[4]
VSTP2[3] (1)
VSTP2[2] (1)
VSTP2[1] (1)
VSTP2[0] (1)
VSPM
[11]
VSPM
[10]
VSPM[
9]
VSPM[
8]
VSPM[
7]
VSPM[6] VSPM[5] VSPM[4]
VSPM[3]
VSPM[2]
VSPM[1]
VSPM[0]
VLOA
D
[11]
VLOA
D
[10]
VLOA
D[9]
VLOA
D[8]
VLOA
D[7]
VLOAD[
6]
VLOAD[3]
VLOAD[2]
VLOAD[1]
VLOAD[0]
N/A
VLOAD[
5]
VLOAD[
4]
TPIC2060A process as 0 even if set as 1.
Table 5. List 3 DAC Register (VDAC_MAPSW=1)
(1)
22
REG
NAME
00h
N/A
11
10
9
8
7
01h
VTRK
VTRK
[11]
VTRK
[10]
VTRK[9]
VTRK[8]
VTRK[7]
02h
VFCS
VFCS
[11]
VFCS
[10]
VFCS[9]
VFCS[8]
03h
VTLT
VTLT
[11]
VTLT
[10]
VTLT[9]
04h
VSLD1
VSLD1
[11]
VSLD1
[10]
05h
VSLD2
VSLD2
[11]
06h
VSPM
VSPM
[11]
07h
N/A
08h
N/A
6
5
4
3
2
1
0
VTRK[6]
VTRK[5]
VTRK[4]
VTRK[3]
VTRK[2]
VTRK[1]
VTRK[0]
VFCS[7]
VFCS[6]
VFCS[5]
VFCS[4]
VFCS[3]
VFCS[2]
VFCS[1]
VFCS[0]
VTLT[8]
VTLT[7]
VTLT[6]
VTLT[5]
VTLT[4]
VTLT[3]
VTLT[2]
VTLT[1]
VTLT[0]
VSLD1
[9]
VSLD1
[8]
VSLD1
[7]
VSLD1
[6]
VSLD1
[5]
VSLD1
[4]
VSLD1
[3]
VSLD1
[2]
VSLD1
[1] (1)
VSLD1
[0] (1)
VSLD2
[10]
VSLD2
[9]
VSLD2
[8]
VSLD2
[7]
VSLD2
[6]
VSLD2
[5]
VSLD2
[4]
VSLD2
[3]
VSLD2
[2]
VSLD2
[1] (1)
VSLD2
[0] (1)
VSPM
[10]
VSPM[9]
VSPM[8]
VSPM[7]
VSPM[6]
VSPM[5]
VSPM[4]
VSPM[3]
VSPM[2]
VSPM[1]
VSPM[0]
N/A
N/A
N/A
09h
VLOAD
N/A
VLOAD
[11]
VLOAD
[10]
VLOAD
[9]
VLOAD
[8]
VLOAD
[7]
VLOAD
[6]
VLOAD
[5]
VLOAD
[4]
0Ah
VSTP1
N/A
VSTP1
[11]
VSTP1
[10]
VSTP1
[9]
VSTP1
[8]
VSTP1
[7]
VSTP1
[6]
VSTP1
[5]
VSTP1
[4]
0Bh
VSTP2
N/A
VSTP2
[11]
VSTP2
[10]
VSTP2
[9]
VSTP2
[8]
VSTP2
[7]
VSTP2
[6]
VSTP2
[5]
VSTP2
[4]
TPIC2060A process as 0 even if set as 1.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8.6.3 Control Register (8-Bit Read/Write)
Table 6. List 4 Control Register (8-Bit Read/Write)
REG
NAME
F
7
6
5
4
3
2
1
0
70h
DriverEna
R/W
TLT_ENA
FCS_ENA
TRK_ENA
SPM_ENA
SLD_ENA
STP_ENA
LOAD_ENA
XSLEEP
71h
FuncEna
R/W
TI Rsvd
SLD
_ENDDET
_ENA
STP
_ENDDET
_ENA
TI Rsvd
LIN9V
_DISABLE
72h
ACTCfg
R/W
P12VMUTE
_NORST
RSTIN_OFF
ACTPROT
_OFF
73h
Parm0
R/W
74h
SIFCfg
R/W
75h
Parm1
R/W
76h
WriteEna
R/W
WRITE
_ENABLE
77h
ClrReg
W
RST_INDAC
78h
ActTemp
R
79h
UVLOMon
R
LIN9V_RDY
TI Rsvd
UVLO_P5V
UVLO
_INT3P3
UVLO
_P12V
7Ah
TSDMon
R
TI Rsvd
TSD
_FAULT
_SPM
TSD
_FAULT
_ACT
TSD
_FAULT
_P12DCHG
7Bh
SCPMon
R
SCP_SPM
DIFF_TLT
TI Rsvd
STATUS
_ON_VFCS
VSLD2
_POL
TempMon
R
7Dh
Monitor
R
SIF_TIMEO
UTERR
7Eh
Version
R
STPENDTH
ADVANCE
_RD
SOMI_HIZ
VDAC
_MAPSW
SPM_FAST
_BRK
SPM_SLNT
_BRK
SPM
_HIZMODE
REG6X
_Write
TI Rsvd
UVLO_SIOV
OVP_P5V
OVP_P12V
TI Rsvd
TSD_SPM
TSD_ACT
TSD
_P12DCHG
SCP_SLED
SCP_LOAD
SCP_ACT
SCP_STP
TRAY_PUS
HDETN
STP
_ENDDET
SLD
_ENDDET
SCPERR
TSDFAULT
FG
IS_NZONE
_OFF
TI Rsvd
PWMmaxDu
ty_R_SEL
TI Rsvd
TI Reserved
RST_ERR
_FLAG
TI Reserved
ACT_TIMER
_PROT
ACTTEMP
TI Reserved
7Ch
VSTP2
_POL
TI Reserved
TI Reserved
CHIPTEMP
_STATUS
STPEND
_HZTIME
SLDENDTH
TRAY_LOCKDET
RST_REGS
TEMPMON
_ENA
ACTTEMPTH
SLEDEND
_HZTIME
SIF_TIMEOUT_TH
SPM_RCOM_SEL
CHIPTEMP
XRSTIN
_DET
TI Rsvd
TRAY_LOC
KDETECT
TRAY_PUS
HDETP
Version
7Fh
Status
R
ACTTIMER
_FAULT
60h
SPMCfg
R/W
TI Rsvd
61h
SPMCfg
R/W
62h
SPMCfg
R/W
63h
Protect
R/W
64h
Protect
R/W
65h
SPMCfg
R/W
66h
Protect
R/W
67h
Protect
R/W
68h
Protect
R/W
MONITOR
FG_SBRK
_OFF
TI Rsvd
PWRERR
TSDERR
TI Reserved
TI Reserved
TI Reserved
TIME_BASE_SEL
TI Reserved
TI Reserved
TI Reserved
FG5M_OFF
TI Reserved
TI Reserved
HZSVR_SEL
TI Reserved
TI Reserved
TI Reserved
TI Reserved
SCP_SPM
_OFF
SCP_SLED
_OFF
6Bh
DisProt
R/W
6Ch
ENDCfg
R/W
6Dh
Protect
R/W
6Eh
UtilCfg
R/W
GPOUT_HL
GPOUT
_ENA
6Fh
GPOUTSet
R/W
ACTTIMER
_FLT_MON
MONITOR
_MON
PUSHDETTH
SCP_LOAD
_OFF
SPM_TQAJST
SCP_ACT
_OFF
SCP_STP
_OFF
SPM
_RCDDIS
PUSHDET_TIME
TI Reserved
TI Reserved
TI Reserved
TI Reserved
TI Rsvd
PWRERR
_MON
TSDERR
_MON
OCPSCPER
R_MON
TSDFAULT
_MON
SPMRCD
_BRK_MON
VTRK and VLOAD is exclusive, using the same DAC circuit block.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
23
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
8.6.4 Detailed Register Description
8.6.4.1 REG01 12-Bit DAC for Tilt (offset = 01h)
(VDAC_MAPSW = 0)
Figure 14. REG01 12-Bit DAC for Tilt
11
10
9
8
VTLT
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VTLT
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7. REG01 12-Bit DAC for Tilt Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VTLT
W
0h
Digital input code for tilt.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
Output is changed by “differential tilt mode (REG74[7])”
TLT_OUT = VTLT × (6.0/2048) (DIFF_TLT = 0)
TLT_OUT = (VFCS-VTLT) × (6.0/2048) (DIFF_TLT = 1)
TLT_OUT should be changed after writing VFCS. In DIFF_TLT
mode (DIFF_TLT = 1), TLT_OUT should be changed after
writing VFCS.
8.6.4.2 REG02 12-Bit DAC for Focus (offset = 02h)
(VDAC_MAPSW = 0)
Figure 15. REG02 12-Bit DAC for Focus
11
10
9
8
VFCS
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VFCS
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 8. REG02 12-Bit DAC for Focus Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VFCS
W
0h
Digital input code for focus.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
Output is changed by differential tilt mode (REG74[7])
FCS_OUT = VFCS × (6.0/2048) (DIFF_TLT = 0)
FCS_OUT = (VFCS + VTLT) × (6.0 / 2048) (DIFF_TLT = 1)
24
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
8.6.4.3
SLIS166 – JULY 2015
REG03 12-Bit DAC for Tracking (offset = 03h)
(VDAC_MAPSW = 0)
Figure 16. REG03 12-Bit DAC for Tracking
11
10
9
8
VTRK
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VTRK
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 9. REG03 12-Bit DAC for Tracking Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VTRK
W
0h
Digital input code for tracking.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
TRK_OUT = VTRK × (6.0 / 2048)
8.6.4.4
REG04 12-Bit DAC for Sled1 (offset = 04h)
(VDAC_MAPSW = 0)
Figure 17. REG04 12-Bit DAC for Sled1
11
10
9
8
VSLD1
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VSLD1
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 10. REG04 12-Bit DAC for Sled1 Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VSLD1
W
0h
Digital input code for sled1.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
Two bits on LSB, VSLD1[1:0], will be handled with 0.
SLD1_OUT = VSLD1 × (880 mA / 2048)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
25
TPIC2060A
SLIS166 – JULY 2015
8.6.4.5
www.ti.com
REG05 12-Bit DAC for Sled2 (offset = 05h)
(VDAC_MAPSW = 0)
Figure 18. REG05 12-Bit DAC for Sled2
11
10
9
8
VSLD2
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VSLD2
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 11. REG05 12-Bit DAC for Sled2 Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VSLD2
W
0h
Digital input code for sled2.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
Two bits on LSB, VSLD2[1:0], will be handled with 0.
SLD2_OUT = VSLD2 × (880 mA / 2048)
8.6.4.6
REG06 12-Bit DAC for Stepping1 (offset = 06h)
(VDAC_MAPSW = 0)
Figure 19. REG06 12-Bit DAC for Stepping1
11
10
9
8
VSTP1
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VSTP1
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 12. REG06 12-Bit DAC for Stepping1 Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VSTP1
W
0h
Digital input code for stepping1.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
Although VSTP1 is 12-bit width, MSB 8 bits is effective.
Four bits on LSB, VSTP1[3:0], will be handled with 0.
VSTP1_OUT = VSTP1 × (P5V/2048)
26
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
8.6.4.7
SLIS166 – JULY 2015
REG07 12-Bit DAC for Stepping2 (offset = 07h)
(VDAC_MAPSW = 0)
Figure 20. REG07 12-Bit DAC for Stepping2
11
10
9
8
VSTP2
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VSTP2
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 13. REG07 12-Bit DAC for Stepping2 Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VSTP2
W
0h
Digital input code for stepping2.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
Although VSTP2 is 12-bit width, MSB 8 bits is effective.
Four bits on LSB, VSTP2[3:0], will be handled with 0.
VSTP2_OUT = VSTP2 × (P5V/2048)
8.6.4.8 REG08 12-Bit DAC for Spindle (offset = 08h)
(VDAC_MAPSW = 0)
Figure 21. REG08 12-Bit DAC for Spindle
11
10
9
8
VSPM
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VSPM
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 14. REG08 12-Bit DAC for Spindle Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VSPM
W
0h
Digital input code for spindle.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
SPM_OUT = VSPM × (14.0/2048)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
27
TPIC2060A
SLIS166 – JULY 2015
8.6.4.9
www.ti.com
REG09 12-Bit DAC for Load (offset = 09h)
(VDAC_MAPSW = 0)
Figure 22. REG09 12-Bit DAC for Load
11
10
9
8
VLOAD
7
6
5
4
w-0
w-0
w-0
w-0
3
2
1
0
w-0
w-0
w-0
w-0
VLOAD
w-0
w-0
w-0
w-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 15. REG09 12-Bit DAC for Load Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
11-0
VLOAD
W
0h
Digital input code for load.
2’s complement format 0x800(-2048) to 0x7ff(+2047)
LOAD_OUT = VLOAD × (6.0 / 2048) at P5V12L = 5.0 V
LOAD_OUT = VLOAD × (14.0 / 2048) at P5V12L = 12.0 V
8.6.4.10
REG70 8-Bit Control Register for DriverEna (offset = 70h)
Figure 23. REG70 8-Bit Control Register for DriverEna
7
TLT_ENA
rw-0
6
FCS_ENA
rw-0
5
TRK_ENA
rw-0
4
SPM_ENA
rw-0
3
SLD_ENA
rw-0
2
STP_ENA
rw-0
1
LOAD_ENA
rw-0
0
XSLEEP
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 16. REG70 8-Bit Control Register for DriverEna Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7
TLT_ENA
RW
0h
1h = Tilt enable (with XSLEEP = 1)
6
FCS_ENA
RW
0h
1h = Focus enable (with XSLEEP = 1)
5
TRK_ENA
RW
0h
1h = Track enable (with XSLEEP = 1)
4
SPM_ENA
RW
0h
1h = Spindle enable (with XSLEEP = 1)
3
SLD_ENA
RW
0h
1h = Sled enable (with XSLEEP = 1)
2
STP_ENA
RW
0h
1h = Step enable (with XSLEEP = 1)
1
LOAD_ENA
RW
0h
1h = LOAD enable (with XSLEEP = 1)
Track (bit5:TRK_ENA) will be disabled at LOAD_ENA = 1 because of sharing
the DAC PWM module. Load priority is higher than TRK_ENA.
0
XSLEEP
RW
0h
1h = Operation mode (need 1 ms)
0h = Standby mode
Charge pump enable bit.
All driver enable bit (Bit[7:1]) change disabled and output change to Hi-Z
(regardless of setting xxx_ENA bit is 1) when setting XSLEEP to 0. Therefore,
set 1 to XSLEEP before setting each enable bit.
28
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
8.6.4.11
SLIS166 – JULY 2015
REG71 8-Bit Control Register for FuncEna (offset = 71h)
Figure 24. REG71 8-Bit Control Register for FuncEna
7
Reserved
rw-0
6
SLD_ENDDET
_ENA
rw-0
5
STP_ENDDET
_ENA
rw-0
4
Reserved
rw-0
3
LIN9V
_DISABLE
rw-0
2
1
SPM_RCOM_SEL
rw-0
0
TEMPMON
_ENA
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 17. REG71 8-Bit Control Register for FuncEna Field Descriptions
BIT
FIELD
TYPE
RESET
7
Reserved
RW
0h
6
SLD_ENDDET_ENA
RW
0h
1h = Enable SLED channel end position detection (with XSLEEP = 1,
SLD_ENA)
5
STP_ENDDET_ENA
RW
0h
1h = Enable STEP channel end position detection (with XSLEEP = 1,
STP_ENA)
4
Reserved
RW
0h
3
LIN9V_DISABLE
RW
0h
1h = Disable LDO predriver
SPM_RCOM_SEL
RW
0h
Select resistor value of spindle current sense resistor. Current limit is
set as following current (with SPM_TQAJST = 00)
2-1
DESCRIPTION
00: 1133 mA
01: 772 mA
10: 1416 mA
11: 1700 mA
0
8.6.4.12
TEMPMON_ENA
RW
0h
1h = Enable chip temperature monitoring (with XSLEEP = 1)
REG72 8-Bit Control Register for ACTCfg (offset = 72h)
Figure 25. REG72 8-Bit Control Register for ACTCfg
7
P12VMUTE
_NORST
rw-0
6
RSTIN_OFF
rw-0
5
ACTPROT
_OFF
rw-0
4
3
2
ACTTEMPTH
1
0
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 18. REG72 8-Bit Control Register for ACTCfg Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7
P12VMUTE_NORST
RW
0h
0h = System reset at P12V low voltage
6
RSTIN_OFF
RW
0h
5
ACTPROT_OFF
RW
0h
ACTTEMPTH
RW
0h
1h = Output High-Z only at P12V low-voltage detection
0h = XRSTIN input enable
1h = Ignored XRSTIN pin input (do not reset device when XRSTIN = L)
0h = Actuator protection ON
1h = Actuator fault monitor disable (no protection for ACT channel)
4-0
Actuator thermal protection (= ACT Timer) threshold level
ACT Timer Protection enable except ACTTEMPTH[4:0] = 0x00
ACTTEMPTH = 0x00 equal to ACTPROT_OFF = 1
By writing value 0x00, ACTTIMER_PROT flag is cleared.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
29
TPIC2060A
SLIS166 – JULY 2015
8.6.4.13
www.ti.com
REG73 8-Bit Control Register for Parm0 (offset = 73h)
Figure 26. REG73 8-Bit Control Register for Parm0
7
6
SIF_TIMEOUT_TH
rw-0
5
SLEDEND
_HZTIME
rw-0
4
3
SLDENDTH
rw-0
2
STPEND
_HZTIME
rw-0
1
0
STPENDTH
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 19. REG73 8-Bit Control Register for Parm0 Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7-6
SIF_TIMEOUT_TH
RW
0h
Watch dog timer for Serial communication
0h = Disable
1h = 1 ms
2h = 100 µs
3h = 10 µs
Set SIF_TIMEOUTERR (REG7D) if communication is suspended for this
time period. Reset register processing is performed if a SIF_TIMEOUTERR
occurs.
5
SLEDEND_HZTIME
RW
0h
Time window for sled end detection.
0h = 400 µs
1h = 200 µs
Note: The user must recycle SLD_ENDDET_ENA = 0 → 1 after writing this
bit.
4-3
SLDENDTH
RW
0h
Sled end detection sensibility setting. Detection threshold for motor BEMF
00: 124 mV
01: 168 mV
11: 72 mV
10: 0 mV (use for test purpose)
2
STPEND_HZTIME
RW
0h
Step High-Z detection period in end detection
0h = 400 µs
1h = 200 µs
Note: The user must recycle STP_ENDDET_ENA = 0→1 after writing this
bit.
1-0
STPENDTH
RW
0h
Step end detection sensibility setting
00: 39 mV
01: 61 mV
11: 19 mV
10: 0 mV (use for test purpose)
30
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
8.6.4.14
SLIS166 – JULY 2015
REG74 8-Bit Control Register for SIFCfg (offset = 74h)
Figure 27. REG74 8-Bit Control Register for SIFCfg
7
DIFF_TLT
6
Reserved
rw-0
rw-0
5
STATUS_ON
_VFCS
rw-0
4
VSLD2_POL
3
VSTP2_POL
2
ADVANCE_RD
1
SOMI_HIZ
0
VDAC_MAPSW
rw-0
rw-0
rw-0
rw-0
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 20. REG74 8-Bit Control Register for SIFCfg Field Descriptions
BIT
7
FIELD
TYPE
RESET
DESCRIPTION
DIFF_TLT
RW
0h
1h = Differential tilt mode enable (with TLT_ENA = FCS_ENA = 1)
Differential tilt mode (DIFF_TLT = 1), DAC value setting as follows
FCS_OUT = (VFCS + VTLT) × 6 / 2048
TLT_OUT = (VFCS – VTLT) × 6 / 2048
In DIFF_TLT mode (DIFF_TLT = 1), TLT_OUT should be changed after
writing VFCS.
6
Reserved
RW
0h
5
STATUS_ON_VFCS
RW
0h
Set Read status data (REG7F) at VFCS write command (REG02)
1h = enable Write and Read mode
(Write 12 bits Focus DAC data + Read 8 bits status data)
4
VSLD2_POL
RW
0h
Change direction of SLED rotation
3
VSTP2_POL
RW
0h
Change direction of STEP rotation
2
ADVANCE_RD
RW
0h
0h = Normal read timing
1h = Read timing is advanced half clock cycle
1
SOMI_HIZ
RW
0h
0h = SOMI line High-Z at bus idling time.
1h = SOMI line Pull down at bus idling time.
0
VDAC_MAPSW
RW
0h
1h = Change channel assignments of DAC register (REG01~0A)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
31
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
8.6.4.15 REG75 8-Bit Control Register for Parm1 (offset = 75h)
Figure 28. REG75 8-Bit Control Register for Parm1
7
6
TRAY_LOCKDET
5
4
3
2
SPM_FAST
_BRK
rw-0
Reserved
rw-0
rw-0
1
SPM_SLNT
_BRK
rw-0
0
SPM
_HIZMODE
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 21. REG75 8-Bit Control Register for Parm1 Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7-5
TRAY_LOCKDET
RW
0H
Load tray locking detection control
0h = Disable detection
1-7: Detection threshold
1h = 100 mA
2h = 150 mA
3h = 200 mA
4h = 250 mA
5h = 300 mA
6h = 350 mA
7h = 400 mA
4-3
2
Reserved
RW
0h
SPM_FAST_BRK
RW
0h
Fast brake mode selection
0h = Normal brake mode perform auto short brake sequence in
specific speed
1h = No short brake under 5500 rpm
1
SPM_SLNT_BRK
RW
0h
Silent brake mode selection
0h = Normal brake mode
1h = No active brake under 5500 rpm
Active brake mode is not performed inputting any value into
VSPIN.
0
SPM_HIZMODE
RW
0h
Spindle output Hi-Z mode
0h = Normal operation
1h = Spindle output (UVW) put Hi-Z (use for test purpose)
8.6.4.16 REG76 8-Bit Control Register for WriteEna (offset = 76h)
Figure 29. REG76 8-Bit Control Register for WriteEna
7
WRITE_ENABLE
rw-0
6
5
4
Reserved
rw-0
3
2
1
REG6X_Write
rw-0
0
Reserved
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 22. REG76 8-Bit Control Register for WriteEna Field Descriptions
BIT
7
FIELD
TYPE
RESET
DESCRIPTION
WRITE_ENABLE
RW
0h
0h = Register Write disable except REG76
1h = Write enable for registers REG01~09, REG70~7F
6-2
1
Reserved
RW
0h
REG6X_Write
RW
0h
0h = Disable Write access REG6X bank
1h = Enable Write access REG6X bank
32
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
8.6.4.17
SLIS166 – JULY 2015
REG77 8-Bit Control Register for ClrReg (offset = 77h)
Figure 30. REG77 8-Bit Control Register for ClrReg
7
RST_INDAC
w-0
6
RST_REGS
w-0
5
RST_ERR_FLAG
w-0
4
3
2
Reserved
w-0
1
0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 23. REG77 8-Bit Control Register for ClrReg Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7
RST_INDAC
W
0h
1h = Reset all 12-bit input DAC register (REG01~09)
6
RST_REGS
W
0h
5
RST_ERR_FLAG
W
0h
Reserved
W
0h
*Self clear bit
1h = Reset all 8-bit R/W registers (REG70h~77h, 60h-6Fh)
*Self clear bit
1h = Reset fault flag latch (REG7F, REG79~REG7D)
*Self clear bit
4-0
8.6.4.18 REG78 8-Bit Control Register for ActTemp (offset = 78h)
Figure 31. REG78 8-Bit Control Register for ActTemp
7
6
Reserved
r-0
5
ACT_TIMER
_PROT
r-0
4
3
2
ACTTEMP
1
0
r-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 24. REG78 8-Bit Control Register for ActTemp Field Descriptions
BIT
FIELD
TYPE
RESET
7-6
Reserved
R
0h
ACT_TIMER_PROT
R
0h
5
DESCRIPTION
ACT timer protection flag
1h = ACT Timer Protection has detected and latched.
(ACTTEMP > ACTTEMPTH)
This bit holds data after temperature change to low since this is a latch bit.
Also driver output keep Hi-Z until setting RST_ERR_FLAG or ACTTEMPTH
= 0.
4-0
ACTTEMP
R
0h
An integrated value of ACT_TIMER counters at present.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
33
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
8.6.4.19 REG79 8-Bit Control Register for UVLOMon (offset = 79h)
Figure 32. REG79 8-Bit Control Register for UVLOMon
7
LIN9V_RDY
r-0
6
RCD_BRK
r-0
5
UVLO_P5V
r-0
4
UVLO_INT3P3
r-0
3
UVLO_P12V
r-0
2
UVLO_SIOV
r-0
1
OVP_P5V
r-0
0
OVP_P12V
r-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 25. REG79 8-Bit Control Register for UVLOMon Field Descriptions
BIT
(1)
FIELD
TYPE
RESET
DESCRIPTION
7
LIN9V_RDY
R
0h
LIN9V output status. LINFB voltage over 92% (typical) of target voltage.
6
RCD_BRK
R
0h
5
UVLO_P5V
R
0h
UVLO flag for detection Low P5V supply
4
UVLO_INT3P3
R
0h
UVLO flag for detection Low internal 3.3-V regulator (1)
3
UVLO_P12V
R
0h
UVLO flag for detection Low P12V supply
(1)
(1)
(1)
2
UVLO_SIOV
R
0h
UVLO flag for detection Low SIOV supply
1
OVP_P5V
R
0h
OVP flag for P5V supply
0
OVP_P12V
R
0h
OVP flag for P12V supply
(1)
(1)
Latched first reset event only. Cleared by RST_ERR_FLG (REG77)
8.6.4.20 REG7A 8-Bit Control Register for TSDMon (offset = 7Ah)
Figure 33. REG7A 8-Bit Control Register for TSDMon
7
Reserved
r-0
6
TSD_FAULT
_SPM
r-0
5
TSD_FAULT
_ACT
r-0
4
TSD_FAULT
_P12DCHG
r-0
3
Reserved
2
TSD_SPM
1
TSD_ACT
r-0
r-0
r-0
0
TSD_
P12DCHG
r-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 26. REG7A 8-Bit Control Register for TSDMon Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7
Reserved
R
0h
6
TSD_FAULT_SPM
R
0h
Prealert of thermal protection of Spindle block (1)
5
TSD_FAULT_ACT
R
0h
Prealert of thermal protection of focus /track /tilt sled1 /sled2 /step1
/step2 /load (1)
4
TSD_FAULT_P12DCHG
R
0h
Prealert of thermal protection of P12V discharge block
3
Reserved
R
0h
2
TSD_SPM
R
0h
(1)
Thermal protection flag for spindle (1)
SPM output Hi-Z until temperature falls on release level
1h = Detect (latch)
1
TSD_ACT
R
0h
Thermal protection flag for focus /track /tilt sled1 /sled2 /step1 /step2
/load (1)
Actuator output Hi-Z until temperature falls on release level
1h = Detect (latch)
0
TSD_ P12DCHG
R
0h
Thermal protection flag for P12V discharge block (1)
IDCHG output Hi-Z until temperature falls on release level
1h = Detect (latch)
(1)
34
Cleared by RST_ERR_FLAG bit (REG77)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8.6.4.21 REG7B 8-Bit Control Register for SCPMon (offset = 7Bh)
Figure 34. REG7B 8-Bit Control Register for SCPMon
7
6
Reserved
r-0
5
4
SCP_SPM
r-0
3
SCP_SLED
r-0
2
SCP_LOAD
r-0
1
SCP_ACT
r-0
0
SCP_STP
r-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 27. REG7B 8-Bit Control Register for SCPMon Field Descriptions
(1)
BIT
FIELD
TYPE
RESET
DESCRIPTION
7-5
Reserved
R
0h
4
SCP_SPM
R
0h
Short protection flag bit for spindle block (1)
3
SCP_SLED
R
0h
Short protection flag bit for sled block (1)
2
SCP_LOAD
R
0h
Short protection flag bit for load block (1)
1
SCP_ACT
R
0h
Short protection flag bit for Actuator block (1)
0
SCP_STP
R
0h
Short protection flag bit for step block (1)
Cleared by RST_ERR_FLAG bit (REG77)
8.6.4.22 REG7C 8-Bit Control Register for TempMon (offset = 7Ch)
Figure 35. REG7C 8-Bit Control Register for TempMon
7
CHIPTEMP
_STATUS
r-0
6
5
4
3
CHIPTEMP
2
1
0
r-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 28. REG7C 8-Bit Control Register for TempMon Field Descriptions
BIT
7
6-0
FIELD
TYPE
RESET
DESCRIPTION
CHIPTEMP_STATUS
R
0h
1h = New data CHIPTEMP[6:0] is updated It will be cleared after reading.
CHIPTEMP
R
0h
Chip temperature monitor (1.2°/LSB)
15° (0) to 165° (127)
For monitoring, TEMPMON_ENA = 1 and XSLEEP = 1 is required
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
35
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
8.6.4.23 REG7D 8-Bit Control Register for Status Monitor (offset = 7Dh)
Figure 36. REG7D 8-Bit Control Register for Status Monitor
7
SIF
_TIMEOUTER
R
r-0
6
XRSTIN_DET
5
Reserved
r-0
r-0
4
TRAY
_LOCKDETEC
T
r-0
3
TRAY
_PUSHDETP
2
TRAY
_PUSHDETN
1
STP_ENDDET
0
SLD_ENDDET
r-0
r-0
r-0
r-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 29. REG7D 8-Bit Control Register for Status Monitor Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7
SIF_TIMEOUTERR
R
0h
Error flag of serial I/F watch dog timer
6
XRSTIN_DET
R
0h
5
Reserved
R
0h
4
TRAY_LOCKDETECT
R
0h
3
TRAY_PUSHDETP
R
0h
2
TRAY_PUSHDETN
R
0h
1
STP_ENDDET
R
0h
0
SLD_ENDDET
R
0h
1h = SIF communication was interrupted, expired watch dog timer
XRSTIN event flag
1h = Detect low event in XRSTIN pin
TRAY lock detection flag
1h = Detect tray lock detection
TRAY push event detection flag in LOAD_P pin
1h = Detect tray push event in LOAD_P pin
TRAY push event detection flag in LOAD_N pin
1h = Detect tray push event in LOAD_N pin
Step end event flag
1h = Detect step end event
Sled end event flag
1h = Detect sled end event
8.6.4.24 REG7E 8-Bit Control Register for Version (offset = 7Eh)
Figure 37. REG7E 8-Bit Control Register for Version
7
6
5
4
3
2
1
0
Version
r-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 30. REG7E 8-Bit Control Register for Version Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7-0
Version
R
0h
Version[7:4] = revision number of TPIC2060A
Version[3:0] = option
36
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8.6.4.25 REG7F 8-Bit Control Register for Status (offset = 7Fh)
Figure 38. REG7F 8-Bit Control Register for Status
7
ACTTIMER
_FAULT
r-0
6
MONITOR
5
Reserved
4
PWRERR
3
TSDERR
2
SCPERR
1
TSDFAULT
0
FG
r-0
r-0
r-0
r-0
r-0
r-0
r-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 31. REG7F 8-Bit Control Register for Status Field Descriptions
BIT
7
FIELD
TYPE
RESET
DESCRIPTION
ACTTIMER_FAULT
R
0h
Status flag of ACTTIMER protection
1h = Prealert of ACTTIMER protection. It is close to the threshold level.
The user can get current ACTTIMER value in REG78.
Both this bit and ACT_TIMER_PROT (REG78) will be set when over the
threshold.
6
MONITOR
R
0h
Event flag of any monitor event in REG7D
1h = Event occurred, details in REG7Dh
5
Reserved
R
0h
4
PWRERR
R
0h
3
TSDERR
R
0h
2
SCPERR
R
0h
1
TSDFAULT
R
0h
0
FG
R
0h
Error flag of power
1h = Voltage problem occurred, details in REG79
Error flag of any overthermal protections
1h = Dispatched thermal protection, details in REG7A
Error flag of any SCP
1h = Dispatched SCP, details in REG7Bh
Warning of TSD of any thermal protection
1h = Detect pre-thermal protection, details in REG7A
FG signal. Spindle rotation pulse for speed monitor
8.6.4.26 REG60 8-Bit Control Register for SPMCfg (offset = 60h)
Figure 39. REG60 8-Bit Control Register for SPMCfg
7
Reserved
rw-0
6
FG_SBRK
_OFF
rw-0
5
4
3
Reserved
rw-0
2
1
IS_NZONE
_OFF
rw-0
0
Reserved
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 32. REG60 8-Bit Control Register for SPMCfg Field Descriptions
BIT
FIELD
TYPE
RESET
7
Reserved
RW
0h
6
FG_SBRK_OFF
RW
0h
5-2
Reserved
RW
0h
1
IS_NZONE_OFF
RW
0h
0
Reserved
RW
0h
DESCRIPTION
FG Jitter setting in short brake period. Should be set to 1
Inductive position sense (IS) timing control. Should be set to 1
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
37
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
8.6.4.27 REG61 8-Bit Control Register for SPMCfg (offset = 61h)
Figure 40. REG61 8-Bit Control Register for SPMCfg
7
6
5
4
3
2
Reserved
rw-0
1
PWMmaxDuty
_R_SEL
rw-0
0
Reserved
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 33. REG61 8-Bit Control Register for SPMCfg Field Descriptions
BIT
FIELD
TYPE
RESET
7-2
Reserved
RW
0h
PWMmaxDuty_R_SEL
RW
0h
1
DESCRIPTION
PWM duty maximum setting in active brake mode
0h = Maximum PWM duty 12.5%
1h = Maximum PWM duty 25%
(Recommend to set 0 if using in no-disk because it may not stop in a
specific motor setting 25%.)
0
Reserved
RW
0h
8.6.4.28 REG62 8-Bit Control Register for SPMCfg (offset = 62h)
Figure 41. REG62 8-Bit Control Register for SPMCfg
7
6
5
4
3
2
TIME_BASE_SEL
rw-0
Reserved
rw-0
1
0
Reserved
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 34. REG62 8-Bit Control Register for SPMCfg Field Descriptions
BIT
FIELD
TYPE
RESET
7-4
Reserved
RW
0h
3-2
TIME_BASE_SEL
RW
0h
1-0
Reserved
RW
0h
DESCRIPTION
Spindle waveform selection. Should be set to 11
8.6.4.29 REG64 8-Bit Control Register for Protect (offset = 64h)
Figure 42. REG64 8-Bit Control Register for Protect
7
6
5
4
3
FG5M_OFF
rw-0
Reserved
rw-0
2
1
Reserved
rw-0
0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 35. REG64 8-Bit Control Register for Protect Field Descriptions
BIT
FIELD
TYPE
RESET
7-4
Reserved
RW
0h
FG5M_OFF
RW
0h
Reserved
RW
0h
3
2-0
38
DESCRIPTION
Spindle FG filter selection. Should be set to 1
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8.6.4.30 REG65 8-Bit Control Register for SPMCfg (offset = 65h)
Figure 43. REG65 8-Bit Control Register for SPMCfg
7
6
Reserved
rw-0
5
4
3
2
1
Reserved
rw-0
HZSVR_SEL
rw-0
0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 36. REG65 8-Bit Control Register for SPMCfg Field Descriptions
BIT
FIELD
TYPE
RESET
7-5
Reserved
RW
0h
4-3
HZSVR_SEL
RW
0h
2-0
Reserved
RW
0h
DESCRIPTION
Spindle waveform silent mode selection. Should be set to 11
8.6.4.31 REG68 8-Bit Control Register for Protect (offset = 68h)
Figure 44. REG68 8-Bit Control Register for Protect
7
6
5
4
3
Reserved
rw-0
2
1
0
SPM_TQAJST
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 37. REG68 8-Bit Control Register for Protect Field Descriptions
BIT
FIELD
TYPE
RESET
7-2
Reserved
RW
0h
1-0
SPM_TQAJST
RW
0h
DESCRIPTION
Select fine adjust value of spindle limit current which is set by
SPM_RCOM_SEL
00: No adjust
01: –5%
10: –10%
11: –15%
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
39
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
8.6.4.32 REG6B 8-Bit Control Register for DisProt (offset = 6Bh)
Figure 45. REG6B 8-Bit Control Register for DisProt
7
SCP_SPM
_OFF
rw-0
6
SCP_SLED
_OFF
rw-0
5
SCP_LOAD
_OFF
rw-0
4
SCP_ACT
_OFF
rw-0
3
SCP_STP_OFF
2
SPM_RCDDIS
rw-0
rw-0
1
0
Reserved
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 38. REG6B 8-Bit Control Register for DisProt Field Descriptions
BIT
7
FIELD
TYPE
RESET
DESCRIPTION
SCP_SPM_OFF
RW
0h
Control bit of SCP function for spindle block.
0h = Enable SCP function
1h = Disable SCP function
Caution (1) TI recommends using it only for test purposes.
6
SCP_SLED_OFF
RW
0h
For Sled driver block.
Caution (1) TI recommends using it only for test purposes.
5
SCP_LOAD_OFF
RW
0h
For Load driver block
Caution (1) TI recommends using it only for test purposes.
4
SCP_ACT_OFF
RW
0h
For Actuator driver block
Caution (1) TI recommends using it only for test purposes.
3
SCP_STP_OFF
RW
0h
For Step driver block
Caution (1) TI recommends using it only for test purposes.
2
SPM_RCDDIS
RW
0h
Spindle block reverse current detect function.
0h = Enable
1h = Disable
1-0
(1)
Reserved
RW
0h
Caution: Device will be fatally damaged if short circuit occurs in the xxx_OFF = 1.
8.6.4.33 REG6C 8-Bit Control Register for ENDCfg (offset = 6Ch)
Figure 46. REG6C 8-Bit Control Register for ENDCfg
7
6
PUSHDETTH
rw-0
5
4
PUSHDET_TIME
rw-0
3
2
1
0
Reserved
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 39. REG6C 8-Bit Control Register for ENDCfg Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7-6
PUSHDETTH
RW
0h
Detection voltage threshold for PUSH detection
00: Disable function
01: 1 V
10: 0.75 V
11: 0.5 V
5-4
PUSHDET_TIME
RW
0h
Duration of PUSH detection
00: 104 ms
01: 208 ms
10: 416 ms
11: 0 ms (immediately at the exceeding threshold)
3-0
40
Reserved
RW
0h
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
8.6.4.34 REG6E 8-Bit Control Register for UtilCfg (offset = 6Eh)
Figure 47. REG6E 8-Bit Control Register for UtilCfg
7
GPOUT_HL
rw-0
6
GPOUT_ENA
rw-0
5
4
3
2
1
0
Reserved
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 40. REG6E 8-Bit Control Register for UtilCfg Field Descriptions
BIT
7
FIELD
TYPE
RESET
DESCRIPTION
GPOUT_HL
RW
0h
General-purpose output (GPOUT) pin output selection
0h = Low output
1h = High output
Valid only if REG6F = 00h
6
GPOUT_ENA
RW
0h
Enable monitor signal output to GPOUT pin
0h = No signal output, Hi-Z
1h = Output signal selected in REG6F with CMOS output
Output is logical OR when selected two more signals
5-0
Reserved
RW
0h
8.6.4.35 REG6F 8-Bit Control Register for GPOUTSet (offset = 6Fh)
Figure 48. REG6F 8-Bit Control Register for GPOUTSet
7
ACTTIMER
_FLT_MON
rw-0
6
MONITOR
_MON
rw-0
5
Reserved
4
PWRERR
_MON
rw-0
rw-0
3
2
TSDERR_MON SCPERR_MON
rw-0
rw-0
1
TSDFAULT
_MON
rw-0
0
SPMRCD
_BRK_MON
rw-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 41. REG6F 8-Bit Control Register for GPOUTSet Field Descriptions
BIT
FIELD
TYPE
RESET
DESCRIPTION
7
ACTTIMER_FLT_MON
RW
0h
1h = ACTTIMER fault output to GPOUT pin
6
MONITOR_MON
RW
0h
1h = ENDDET monitor output to GPOUT pin
5
Reserved
RW
0h
4
PWRERR_MON
RW
0h
1h = PWRERR monitor output to GPOUT pin
3
TSDERR_MON
RW
0h
1h = TSDERR fault output to GPOUT pin
2
SCPERR_MON
RW
0h
1h = SCPERR fault output to GPOUT pin
1
TSDFAULT_MON
RW
0h
1h = TSDFAULT fault output to GPOUT pin
0
SPMRCD_BRK_MON
RW
0h
1h = SPMRCD_BRK fault output to GPOUT pin
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
41
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
9.1.1 DAC Type
The TPIC2060A has nine-channel drivers and each channel is assigned to the most suitable DAC engine with a
different type. ACT (FCS/TRK/TLT) has a 12-bit DAC. The upper 8 (MSB sign bit) are sampled in 5 MHz, and
LSB 4 bits are output in sequence with 1.25-MHz PWM. SPIN and load DAC have the same types and sampling
rate with 312 kHz. The SPM channel has 14× gain, and other channels (except SLED and STP) have 6× gain.
The DAC for STP is 8-bit resolution output with 40-kHz PWM, and no feedback. The gain for STP is 5× relative
to P5V voltage. Table 42 shows the configuration of each driver.
Table 42. DAC Type
FCS/TRK/TLT
Resolution
Type
Sampling
PWM frequency
Out range
Feedback
SLED
SPIN
LOAD
STP
12 bit
10 bit
12 bit
12 bit
8 bit
8-bit oversampling
10-bit voltage DAC
8-bit oversampling
8-bit oversampling
1-bit direct duty PWM
312K
312K
40 kHz
1.25M / 10 bit
312K / 12 bit
312 kHz
About 156 kHz
(variable)
156 kHz
312 kHz
40 kHz
±6 V
±880 mA
±14 V
±6V
±(P5V*1)
Current F/B
Power supply
compensation
Voltage F/B shared
with TRK
Direct PWM No F/B
Voltage F/B
9.1.2 Example of 12-Bit DAC Sampling Rate for FCS/TRK/TLT
The input data is separated in the upper 8 bits and the lower 4 bits. Upper 8 bits (MSB sign 1 bit) are put into 8bit current DAC in every 5 MHz. The lower 4 bits are put into one bit current DAC in sequence from upper to
lower bit. This is a one-bit DAC output with PWM in 1.25 MHz. Any PWM duty, 100%, 75%, 50%, 25%, or 0%, is
summed in 8-bit current DAC every 1.25 MHz. Thus, it takes 3.2 µs for all lower 4 bits summing to the PWM
output. As a result, 12-bit data is sampled in every PWM cycle. Figure 49 shows an example of the sampling rate
for FCS/TRK/TLT.
42
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
Write DAC
8
5 MHz
8
8
8
8
8
10bit
1.25 MHz
8
8
8
8
8
10bit
8
8
8
10bit
11bit
625 KHz
8
8
8
8
10bit
11bit
312 KHz
12bit
LSB 4bit width
PWM duty
12bit DAC (8bit DAC + 4bit PWM DAC) output
one PWM cycle (312 KHz = 3.2us)
Figure 49. Example of 12-Bit DAC Conversion Time (FCS/TRK/TLT)
9.1.3 Digital Input Coding
The output voltage (current) is commanded through programming to the DAC. All of the DAC input format is 12
bit in complements of 2's, though some DAC has a low resolution. When 12 bits of data is input as 8-bits DAC,
the TPIC2060A recognizes four subordinate position bits (LSB) as 0. To arrange for 12-bit DAC format, DSP
should shift 8-bit or 10-bit data to an appropriate bit position. The full scale is ±1.0 V and driver gain is set to 6 or
14. The output voltage (Vout) is given by the following equation:
6.0
2048
14.0
VSPMout DACcode u
2048
Calculation by fixed point number :
Vout
DACcode u
Vdac
1.0 u bit[10] u 0.51
9GDF
±
u ELW>
@u
bit[9] u 0.52
1
ELW> @ u
bit[8] u 0.53
2
ELW> @ u
...
3
bit[0] u 0.511
.
bit[0] u 0.511
0.512
Vout Vdac u 6.0 (V)
VSPMout Vdac u 14.0 (V)
STPVout Vdac u (P5V) (V)
SLEDIout Vdac u 0.88 (A)
where bit[11:0] is the digital input value, range 000000000000b to 111111111111b
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
(3)
43
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
Table 43. DAC Format
MSB Digital input (BIN) LSB
Hex
Dec
Vdac
Analog Output (5 V)
Analog Output (12 V)
1000_0000_0000
0x800
–2048
–0.9995
–5.997
–13.993
1000_0000_0001
0x801
–2047
–0.9995
–5.997
–13.993
1111_1111_1111
0xFFF
–1
–0.0005
–0.003
–0.007
0000_0000_0000
0x000
0
0
0.000
0.000
0000_0000_0001
0x001
1
0.0005
0.003
0.007
0111_1111_1110
0x7FE
2046
0.9990
5.994
13.986
0111_1111_1111
0x7FF
2047
0.9995
5.997
13.993
Analog outp ut(V)
VDAC
+ 6.0 / + 14.0
+ 1.000
*
+ 5.0 / + 12.0
800h
7FFh
DACcode
000
-5.0 / -12.0
*
-6.0 / -14.0
-1.000
* fo l l o w i n g P5 V, P1 2 V i n p u t v o l ta g e
Figure 50. Output Voltage vs DAC Code
9.1.4 Example Timing of Target Control System
The TPIC2060A is designed to meet the requirements for updating control data in 400 kHz. Table 44 lists an
example of a control system parameter. It takes 0.51 µs to transmit a 16-bit data packet to the TPIC2060A with a
35-MHz SCLK. Therefore, DSP can be sent four packets at 400-kHz intervals. If the SCLK is lower than 28.8
MHz, the user must reduce packet quantity to less than three. For example, the Focus/Truck command updates
every 2.5 µs (400 kHz), and can send another two kinds of packets during this time. Figure 51 shows an
example of the control timing when using the TPIC2060A.
Table 44. Example Timing of Target Control System
44
SIGNAL
BIT
UPDATE CYCLE
(kHz)
Focus
12
400
Track
12
400
Tilt
12
100
Sled1
10
100
Sled2
10
100
Spindle
12
100
Load
12
—
Step1
8
40
Step2
8
40
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
312 kHz /3.2 µs (PW M 1 cycle)
Track
Focu s
R
R
R
R
R
Tilt
Sled1
Sled2
SPM
Load
Step 1
Step 2
400 kHz / 2.5 µs
Control
reg ister
100KHz / 10us (1control cycle)
DACcom m an d
R DAC com m an d with statu s read
PWM cycle
0.51 µs (SCLK: 35 M Hz) for d ata tran sm it
Con trol reg ister com m an d
Figure 51. Example DAC Control
9.1.5 Spindle Motor Driver Operating Sequence
When the VSPM is set to a positive DAC code, it goes into acceleration mode. Initial position sense (IS) mode
then operates, the start-up circuits offer a start-up pattern sequence to the driver, and then switch to spin-up
mode by detecting the rotor position through BEMF signal from the spindle motor coil.
The spin-down and brake functions are also controlled by the DAC value, VSPM. When the brake command to
VSPM is set, the driver goes into active-brake mode, switches to short-brake mode in slow revolution speed, and
then stops automatically. The FG signal is composed from EXOR of a three-phase signal and is output from XFG
pin shown in Figure 52.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
45
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
RDY
XRSTIN
WRITE_ENABLE
XSLEEP
SPM_ENA
VSPM
VSPM[11:0] > 0
VSPM[11:0] < 0
0
XFG
brake
>15ms
release
speed
300ms
260rpm
time
Figure 52. Spindle Operating Sequence
Use the down-edge of the FG signal for monitoring the FG frequency.
Short brake mode is asserted after 300 ms of FG signal stays L-level in deceleration.
This value is the nominal number of using a 12-pole motor.
9.1.6 Auto Short Brake Function
The TPIC2060A provides an auto short brake function that selects the brake mode automatically by motor speed.
The auto short brake is an intelligent brake function that includes two modes, short brake and active brake. If a
value of 0xF90 or less is set to VSPM, brake mode automatically changes at rotation speed. This function
enables low-power consumption and silent braking. Table 45 shows the relation between brake mode and speed.
The overspeed protection function suspends the SPM driver output at 15000 or more revolutions.
Table 45. Brake Mode
(1)
(2)
(3)
46
VSPM[11:0]
MODE
0x000 - 0xFDD
Manual
ROTATION SPEED (RPM) (1)
ABOUT 11500
ABOUT 11500 TO 5600
ABOUT 5600 TO 4000
ABOUT 4000 TO 0
2-phase short brake
0xFDC - 0xF90
Manual
0xF8F - 0xADB
Auto short
Free run
Active brake
0xADA - 0x800
Auto short
Free run
3-phase short brake (2)
Active brake
3-phase short brake (3)
Active brake
Typical value using 12-pole motor.
Active brake is chosen when it does not exceed 6400 rpm once from a rotation start.
Active brake is chosen when it does not exceed 4600 rpm once from a rotation start.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
rpm
Hi-Z (overspeed protection)
15600
Free run
*1
11500
auto
5600
*1
Active
3-phase short
2-phase
short
auto
4000
Active
(selectable 3-phase short)
0
800h
ADBh
F90h FDDh 000
VSPM [11:0]
A.
1* = Each threshold value has hysteresis. Brake mode changes to a specific mode at the threshold speed when it
reaches a speed about 15% higher than the threshold speed. These speed values are the nominal number of using a
12-pole motor. In applying to the 16-pole motor, the rotations speed becomes 75% of indicated rpm values.
Figure 53. Brake Mode
9.1.7 Spindle PWM Control
The output PWM duty of the spindle is controlled by DAC code (VSPM). The gain in acceleration setting is
always 14 times, while the maximum output is restricted to P12V voltage. A dead band which outputs = 0 exists
in the width of plus or minus 0x52, focusing on zero.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
47
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
PW M outp utd uty
outp ut (V)
100%
P12V
(PWMmax
Duty_R_SEL)
37.5%
25.0%
d ead b an d
12.5%
d uty= 0%
sp eed up
slow d ow n
0%
800h
FAEh
000
52h
7FFh
VSPM [11:0]
Figure 54. Spindle PWM Control
9.1.8 Spindle Driver Current Limit Circuit
This IC builds in the SPM current sense resistor, which can select the resistor value. The spindle current limit
circuit monitors motor current (which flows through this resistance) and limits the output current by reducing
PWM duty when detecting overcurrent conditions. Table 46 shows resistor value. A limit current value can be
calculated from following formula, where the resistor value is the equivalent resistance for a current limit
calculation:
Limit current = 160 mV / resistor value
(4)
Table 46. SPM Current Sense Resistor
SPM_RCOM_SEL[1:0]
RESISTANCE
VALUE (Ω) (1)
LIMIT CURRENT
(mA)
00
0.15
1133
01
0.22
772
10
0.12
1416
11
0.10
1700
(1)
48
The equivalent resistance for current limit calculation.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
9.1.9 Sled Driver Part
The sled driver outputs the PWM pulse set as DAC code (VSLDx) with current feedback. The maximum output is
restricted to 880 mA at 0x7FF and 0x800. A dead band with output = 0 exists in the width of plus or minus 0x1F
focusing on zero.
outp utcurrent
reverse
forw ard
880m A
dead b and
ISLEDxP
= ISLEDxN
ISLEDxP < ISLEDxN
ISLEDxP > ISLEDxN
0
FE0h
1Fh
800h
000
7FFh
VSLDx[11:0]
Figure 55. Sled Output Current
Both outputs of SLED1/2 are 'L' when the input code is in the dead band.
9.1.10 Stepping Driver Part
The step driver outputs the PWM pulse set as 8-bit DAC code (VSTPx) using VSTP[11:4]. There is no feedback
monitor for output. The pulse duration according to the P5V power supply voltage is outputted.
outp utPW M d uty
flow STPxN → STPxP
flow STPxP→STPxN
100%
dutySTPxN
d utySTPxP
0%
FF0h
800h
020h
000
7F0h
VSTPx[11:4]
Figure 56. Step Output Duty
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
49
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
9.1.11 Focus/Track/Tilt Driver Part
9.1.11.1 Input VS Output Duty
PW M outp ut duty
100%
P5V
reverse
forw ard
ACT+ < ACT-
ACT+ > ACT-
0%
800h
000
7FFh
ACT(FCS/TRK/TLT)[11:0]
Figure 57. FCS/TRK/TLT Output Duty
9.1.12 Load Driver Part
The load driver outputs the voltage, with voltage feedback corresponding to the input DAC value. This channel
has power voltage compensation and therefore is suited for slot-in type load control. This channel becomes
active exclusively to other actuator channels. The load driver is shared with the TRK driver.
PW M outp ut duty
reverse
100%
forw ard
P5V/P12V
d ead b an d
LOAD+
= LOADLOAD+<LOAD-
LOAD+>LOAD-
0%
800h
FE0h
000
01Fh
7FFh
VLOAD[11:0]
Figure 58. Load Output Duty
50
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
9.1.13 End Detect Function
This device has the function of end position detection for sled and collimator lens. This function eliminates the
position switch at the PUH inner and collimator lens end position. Sled channel and step channel can be used
independently by setting XXX_ENDDET_ENA = 1. When this function is enabled, internal logic detects the sled
out zero-cross point, then the internal BEMF detect circuit measures the BEMF level of the stepping motor. There
are four threshold levels. If the BEMF is lower than the selected threshold, the device causes the motor to stop
and sets the XXX_ENDDET bit to 1. The ENDDET bit is then cleared at the BEMF voltage exceed threshold.
SLD_ ENA= 1, SLD_ ENDDET_ ENA= 1
I-SLED1
I-SLED2
BEM F1
BEM F2
m otorstop
1
SLD_ ENDDET
Figure 59. Timing of Sled End Detection
STP_ ENA= 1, STP_ ENDDET_ ENA= 1
1
STP_ ENDDET
STP1
STP2
Step m otor
BEM F1
BEM F2
dead end
Figure 60. Timing of Step End Detection
9.1.14 Load Tray Lock Detect Function
The tray lock detect function detects inserted obstacles at the time of tray opening and closing, using the load
motor BEMF. The user must adjust the TRAY_LOCKDET [2:0] for the optimal threshold level by the
characteristics of the motor. By setting TRAY_LOCKDET, the user can select a threshold level from 100 to 400
mA, with a 50-mA step. Observe the lock detection by reading the TRAY_LOCKDETECT flag where LOAD_ENA
= 1 is set.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
51
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
LOAD_ ENA= 1, TRAY_ LOCKDET> 00
1
TRAY_ LOCKDETECT
thresh old
(TRAY_ LOCKDET)
(forward)
Load m otor
current (filtered)
stop
(reverse)
Figure 61. Load Tray Lock Detect
9.1.15 Load Tray Push Detect Function
The load tray can detect the event of push or pull using the TRAY_PUSHDETx flag. The push detect function
monitors the motor BEMF voltage of LOAD_P and LOAD_N in the LOAD_ENA = 0. If the motor BEMF voltage
exceeds the threshold level, the detection terminal flag is set where the voltage appeared. A detection threshold
is determined by voltage (PUSHDETTH) and time (PUSHDET_TIME). Observe the push event by reading the
TRAY_PUSHDETP or TRAY_PUSHDETN flags, where LOAD_ENA = 0 is set. Because TRAY_PUSHDETx is a
latch flag, it is necessary to reset by RST_ERR_FLAG = 1.
LOAD_ ENA= 0, PUSHD ETTH> 00, PUSHDET_ TIM E= xx
1 (latch)
TRAY_ PUSHDETP
thresh old
(PUSHDETTH)
(RST_ERR_FLAG)
PUSHDET_TIME
Load m otor BEM F
(reverse)
TRAY_ PUSHDETN
Figure 62. Load Tray Push Detect
9.1.16 Monitor Signal on GPOUT
The device can output a specific signal to the GPOUT pin. To output a signal, choose a signal from REG6F by
enabling first, then enable GPOUT_ENA. When two or more signals are set for GPOUT, an output is a logical
sum.
52
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
9.1.17 9-V LDO
The TPIC2060A has a built-in predriver for 9-V LDO. An arbitrary current can be supplied to the LDO by
selecting the external NFET according to required current capacity. LIN9VG output (= NFET gate control) is
controlled to the feedback voltage and LINFB is set as 1.215 V. The 220-nF capacitor for phase compensation is
installed, and the division resistance for FB is chosen so that it may total less than 11 kΩ. Figure 63 shows an
example of external components. The accuracy of the output voltage depends on the tolerance of the resistance.
When not using the LDO, open both LIN9VG and LINFB with LIN9V_DISABLE = 1.
P12V
1.215V
LIN9VG
com p ensation
220nF (10% 25V)
NFET
ZXM N2A14F
9V
8.66K (1% )
Storag e
0.1 .... 10.1uF (10% 25 V)
LINFB
1.37K (1% )
total resistance < 11kohm
Figure 63. Example Circuit of 9-V LDO
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
53
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
9.2 Typical Application
P5V
10uF
0.1uF
P12V
10uF
SLED COIL1
SLED COIL2
1
SLED1_ P
56
2
SLED1_ N
LINFB 55
3
P12V_ SLD
4
SLED2_ P
5
SLED2_ N
IDCHG(TEST) 53
52
7
C10V
8
CP1
M COM 49
9
CP2
PGND_ SPM 2 48
10
CP3
W 47
GPOUT
11
GPOUT
XFG
12
XFG
V 45
READY
13
RDY
PGND_ SPM 1 44
SSZ
14
SSZ
U 43
SCLK
15
SCLK
P12V_ SPM 1 42
SIM O
16
SIM O
PGND_ 1 41
17
SOM I
FCS_ N 40
3.3V
18
SIOV
FCS_ P 39
RESETIN
19
XRSTIN
TRK_ N 38
0.1uF
SOM I
220nF
(op en)
9V
8.66K
10uF 0.1uF
(op en)
1.37K
AGND 51
PGND_ 2
0.1uF
(op en)
LIN9VG 54
6
0.1uF
0.1uF
50
(op en)
Rdump 1K
P12V_ SPM 2 46
(op en)
20
TRK_ P 37
(op en)
21
TLT_ P 36
Rdump 1K
0.1uF
Rdump 1K
FOCUS COIL
TRACKING COIL
TILT COIL
TLT_ N 35
22
CV3P3
23
AGND/DGND
0.1uF
(op en)
0.1uF
10000p F
P5V 34
STP1_ P 33
24
25
P5V12L
STP1_ N 32
26
LOAD_ N
STP2_ P 31
27
LOAD_ P
STP2_ N 30
28
CA5V
Step CO IL1
Load COIL
10000p F
29
Step CO IL2
(op en)
0.1uF
Figure 64. Example of Application Circuit
9.2.1 Design Requirements
To
1.
2.
3.
54
begin the design process, determine the following:
Motor configuration. Can use all motor channels or part of them.
Usage for 9V LDO predriver. Can be disabled.
RDY pin can be connected to Host CPU. Then Host CPU can know the power supply status of TPIC2060A
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
Typical Application (continued)
9.2.2 Detailed Design Procedure
After power up on 5V and 12V supply, register can be changed following way and enabling motors.
1. Set WRITE_ENABLE=1 on REG76 via SPI.
2. Set XSLEEP=1 at REG70
3. Enable motor channel by ENA_XXX bits on REG70
4. Change the DAC settings for the motor on REG01-0B. Then output channels start driving load.
9.2.3 Application Curves
100%
14
90%
12
80%
10
LIN9VG (V)
Output Duty
70%
60%
50%
40%
30%
8
6
4
20%
0
-2047 -1547 -1047
2
FCS+
FCS
10%
-547
-47
453
DAC Code
953
1453
1953
D001
Figure 65. FCS Driver: DAC Code vs Output On Duty
0
1.1
1.12 1.14 1.16 1.18 1.2 1.22 1.24 1.26 1.28
LINFB (V)
D002
Figure 66. LDO Control: LINFB vs LIN9VG Output
10 Power Supply Recommendations
All driver channels should be operated after the required power is supplied and stable.
The appropriate capacity of the decoupling capacitor requires a value over 10 μF to reduce the influence of PWM
switching noise. The P5V pin must connect to a 1-μF filter. Place a bypass capacitor (about 0.1 µF) near the
power pin (P5V, P5V12L, P12V_SPM, P12V_SLD) for PWM switching noise reduction on the power and GND
lines.
Current flow to the driver circuits takes both pattern-layout, line-impedance, and noise influence from the supply
line into consideration.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
55
TPIC2060A
SLIS166 – JULY 2015
www.ti.com
11 Layout
11.1 Layout Guidelines
1. CV3P3V, CA5V, and C10V requires external capacitor. Because these are reference voltage for device,
locate the capacitor as close to device as possible. Keep away from noise source.
2. TI recommends SCLK ground shielding.
3. LINFB is feedback pin for LDO. External divided resistors should be located closer to LINFB pin.
11.2 Layout Example
To MPU
To 3.3-V supply
To MPU
GPOUT
To MPU
XFG
RDY
GND Shield
To MPU
SSZ
SCLK
GND Shield
SIMO
SOMI
To MPU
SIOV
XRTIN
To MPU
To 3.3-V supply
To MPU
GND
A.
GND shield is recommend for SCLK.
Figure 67. Layout Example between TPIC2060A and MPU
56
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
TPIC2060A
www.ti.com
SLIS166 – JULY 2015
12 Device and Documentation Support
12.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.2 Trademarks
E2E is a trademark of Texas Instruments.
Blu-ray is a trademark of Blue-ray Disc Association.
All other trademarks are the property of their respective owners.
12.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TPIC2060A
57
PACKAGE OPTION ADDENDUM
www.ti.com
2-Mar-2016
PACKAGING INFORMATION
Orderable Device
Status
(1)
TPIC2060ADFDRG4
ACTIVE
Package Type Package Pins Package
Drawing
Qty
HTSSOP
DFD
56
2000
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
Op Temp (°C)
Device Marking
(4/5)
-20 to 75
2060A
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
2-Mar-2016
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
12-Feb-2019
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
TPIC2060ADFDRG4
Package Package Pins
Type Drawing
SPQ
HTSSOP
2000
DFD
56
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
330.0
24.4
Pack Materials-Page 1
8.6
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
15.6
1.8
12.0
24.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
12-Feb-2019
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPIC2060ADFDRG4
HTSSOP
DFD
56
2000
350.0
350.0
43.0
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising