Texas Instruments | TPS54824 4.5-V to 17-V (19-V Maximum) Input, 8-A Synchronous SWIFT™ Step-Down Converter (Rev. B) | Datasheet | Texas Instruments TPS54824 4.5-V to 17-V (19-V Maximum) Input, 8-A Synchronous SWIFT™ Step-Down Converter (Rev. B) Datasheet

Texas Instruments TPS54824 4.5-V to 17-V (19-V Maximum) Input, 8-A Synchronous SWIFT™ Step-Down Converter (Rev. B) Datasheet
Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
TPS54824 4.5-V to 17-V (19-V Maximum) Input, 8-A Synchronous
SWIFT™ Step-Down Converter
1 Features
3 Description
•
•
•
The TPS54824 is a full-featured 17-V (19-V
maximum), 8-A synchronous step-down DC/DC
converter in a 3.5 mm × 3.5 mm HotRod™ QFN
package.
Small 3.5-mm × 3.5-mm HotRod™ QFN package
Integrated 14.1-mΩ and 6.1-mΩ MOSFETs
Peak current mode control with fast transient
response
200-kHz to 1.6-MHz fixed switching frequency
Synchronizes to external clock
0.6-V voltage reference ±0.85% over temperature
0.6-V to 12-V output voltage range
Hiccup Current Limit
Safe start-up into pre-biased output voltage
Adjustable soft start and power sequencing
Adjustable input undervoltage lockout
3-µA shutdown current
Power good output monitor for undervoltage and
overvoltage
Output overvoltage protection
Non-latch thermal shutdown protection
–40°C to 150°C operating junction temperature
1
•
•
•
•
•
•
•
•
•
•
•
•
•
2 Applications
•
•
•
•
•
The peak current mode control simplifies the loop
compensation and provides fast transient response.
Cycle-by-cycle peak current limiting on the high-side
and low-side sourcing current limit protects the device
in overload situations. Hiccup limits MOSFET power
dissipation if a short circuit or over loading fault
persists.
A power good supervisor circuit monitors the
regulator output. The PGOOD pin is an open-drain
output and goes high impedance when the output
voltage is in regulation. An internal deglitch time
prevents the PGOOD pin from pulling low unless a
fault has occurred.
A dedicated EN pin can be used to control the
regulator on/off and adjust the input undervoltage
lockout. The output voltage start-up ramp is controlled
by the SS/TRK pin, which allows operation as either a
standalone power supply or in tracking situations.
Telecom and wireless infrastructure
Test and measurement
Medical imaging equipment
Enterprise switching
Server
space
Device Information(1)
PART NUMBER
TPS54824
Simplified Schematic
TPS54824
The device is optimized for small solution size
through high efficiency and integrating the high-side
and low-side MOSFETs. Further space savings are
achieved through peak current mode control, which
reduces component count, and by selecting a high
switching frequency, reducing the inductor footprint.
PACKAGE
RNV (18)
BODY SIZE (NOM)
3.50 mm × 3.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
CBT
BOOT
VIN
VOUT
LO
CI
Efficiency
SW
VIN
EN
100
CO
95
RFBT
PGOOD
90
FB
SS/TRK
CSS
RFBB
COMP
RC
RT
AGND
PGND
CP
Efficiency (%)
85
RT/CLK
80
75
70
65
CZ
12 V to 3.3 V, 800 kHz, L = 1 µH, DCR = 8.4 m:
12 V to 1.5 V, 600 kHz, L = 1 µH, DCR = 8.4 m:
9 V to 1 V, 700 kHz, L = 680 nH, DCR = 7 m:
5 V to 1 V, 700 kHz, L = 680 nH, DCR = 7 m:
60
Copyright © 2016, Texas Instruments Incorporated
55
50
0.0
1.0
2.0
3.0
4.0
5.0
Output Current (A)
6.0
7.0
8.0
D001
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
4
4
4
5
5
7
7
8
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics ..........................................
Timing Requirements ................................................
Typical Characteristics ..............................................
Detailed Description ............................................ 12
7.1 Overview ................................................................. 12
7.2 Functional Block Diagram ....................................... 13
7.3 Feature Description................................................. 13
7.4 Device Functional Modes........................................ 22
8
Application and Implementation ........................ 23
8.1 Application Information............................................ 23
8.2 Typical Application ................................................. 23
9 Power Supply Recommendations...................... 32
10 Layout................................................................... 32
10.1 Layout Guidelines ................................................. 32
10.2 Layout Example .................................................... 32
10.3 Alternate Layout Example..................................... 34
11 Device and Documentation Support ................. 35
11.1
11.2
11.3
11.4
11.5
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
35
35
35
35
35
12 Mechanical, Packaging, and Orderable
Information ........................................................... 35
4 Revision History
Changes from Revision A (February 2017) to Revision B
Page
•
Changed Junction-to-ambient thermal resistance from 34 °C/W to to 25 °C/W. ................................................................... 5
•
Added paragraph at end of Soft Start and Tracking ............................................................................................................ 16
•
Changed Equation 8 ............................................................................................................................................................ 18
•
Added paragraph to end of Sequencing (SS/TRK) .............................................................................................................. 19
•
Changed to "The selected switching frequency must also consider the 10% tolerance" from "Considering the 10%
tolerance" ............................................................................................................................................................................. 24
•
Changed to "The control loop needs to sense the change..." from "A regulator usually needs two or more clock
cycles..." .............................................................................................................................................................................. 25
•
Changed Equation 18........................................................................................................................................................... 25
•
Changed from R8 to R6 and from R6 to R8 ........................................................................................................................ 26
•
Changed recommendations for feed forward capacitor ....................................................................................................... 28
•
Changed Equation 34 .......................................................................................................................................................... 28
Changes from Original (November 2016) to Revision A
Page
•
Changed the VIN MAX value From: 18 V To: 19 V in the Absolute Maximum Ratings......................................................... 4
•
Changed the BOOT MAX value From: 25 V To: 27 V in the Absolute Maximum Ratings .................................................... 4
•
Changed the BOOT (10 ns transient) MAX value From: 27 V To: 30 V in the Absolute Maximum Ratings ......................... 4
•
Changed the BOOT (vs SW) MAX value From: 6.5 V To: 7 V in the Absolute Maximum Ratings........................................ 4
•
Changed the SW MAX value From: 19 V To: 20 V in the Absolute Maximum Ratings......................................................... 4
•
Changed the SW (10 ns transient) MAX value From: 21 V To: 23 V in the Absolute Maximum Ratings.............................. 4
2
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
5 Pin Configuration and Functions
RNV Package
18-Pin VQFN-HR
18 PGOOD
17 EN
16 SS/TRK
15 COMP
14 FB
13 RT/CLK
13 RT/CLK
Bottom View
14 FB
15 COMP
16 SS/TRK
17 EN
18 PGOOD
Top View
12 AGND
BOOT 1
1 BOOT
AGND 12
11 VIN
VIN 2
2 VIN
VIN 11
PGND 3
10 PGND
PGND 4
9 PGND
PGND 5
8 PGND
6
SW
PGND 10
3 PGND
PGND 9
4 PGND
PGND 8
5 PGND
7
SW
7
SW
6
SW
Pin Functions
PIN
I/O
DESCRIPTION
NAME
NO.
BOOT
1
I
Floating supply voltage for high-side MOSFET gate drive circuit. Connect a 0.1-µF ceramic
capacitor between BOOT and SW pins.
2, 11
I
Input voltage supply pin. Power for the internal circuit and the connection to drain of highside MOSFET. Connect both pins to the input power source with a low impedance
connection. Connect both pins and their neighboring PGND pins.
3, 4, 5, 8, 9,
10
–
Ground return for low-side power MOSFET and its drivers.
SW
6, 7
O
Switching node. Connected to the source of the high-side MOSFET and drain of the low-side
MOSFET.
AGND
12
–
Ground of internal analog circuitry. AGND must be connected to the PGND plane.
RT/CLK
13
I
Switching frequency setting pin. In RT mode, an external timing resistor adjusts the switching
frequency. In CLK mode, the device synchronizes to an external clock input to this pin.
FB
14
I
Converter feedback input. Connect to the output voltage with a resistor divider.
COMP
15
I
Error amplifier output and input to the PWM modulator. Connect loop compensation to this
pin.
SS/TRK
16
I
Soft-start and tracking pin. Connecting an external capacitor sets the soft-start time. This pin
can also be used for tracking and sequencing.
EN
17
I
Enable pin. Float or pull high to enable the device. Connect a resistor divider to this pin to
implement adjustable under voltage lockout and hysteresis.
PGOOD
18
O
Open-drain power good indicator. It is asserted low if output voltage is outside if the PGOOD
thresholds, VIN is low, EN is low, device is in thermal shutdown or device is in soft-start.
VIN
PGND
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
3
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
Voltage
MAX
VIN
–0.3
19
BOOT
–0.3
27
BOOT (10 ns transient)
–0.3
30
BOOT (vs SW)
–0.3
7
SW
–1
20
SW (10 ns transient)
–3
23
EN, SS/TRK, PGOOD, RT/CLK, FB, COMP
UNIT
V
–0.3
6.5
Operating Junction Temperature Range, TJ
-40
150
°C
Storage Temperature Range, TSTG
-55
150
°C
(1)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human body model (HBM), per
ANSI/ESDA/JEDEC JS-001, all pins (1)
±2000
Charged device model (CDM), per
JEDEC specification JESD22-C101, all
pins (2)
±500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
Parameter
MIN
NOM
MAX
UNIT
VIN
Input voltage range
4.5
17
V
VOUT
Output Voltage
0.6
12
V
IOUT
Output current
8
A
TJ
Operating junction temperature
-40
150
°C
fSW
Switching Frequency (RT mode and PLL
mode)
200
1600
kHz
4
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
6.4 Thermal Information
TPS54824
THERMAL METRIC (1)
RNV
UNIT
18 PINS
ThetaJA
Junction-to-ambient thermal resistance JEDEC
ThetaJA
Junction-to-ambient thermal resistance EVM
ThetaJCtop
Junction-to-case (top) thermal resistance
ThetaJB
Junction-to-board thermal resistance
18.8
°C/W
PsiJT
Junction-to-top characterization parameter
0.8
°C/W
PsiJB
Junction-to-board characterization parameter
18.8
°C/W
ThetaJCbot
Junction-to-case (bottom) thermal resistance
1.2
°C/W
(1)
57.1
°C/W
25
°C/W
26.3
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
6.5 Electrical Characteristics
TJ = -40°C to 150°C, VIN = 4.5 V to 17 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
4.1
4.3
UNIT
INPUT VOLTAGE
UVLO_rise
UVLO_fall
V(VIN) rising
VIN under-voltage lockout
UVLO_hys
V(VIN) falling
3.7
V
3.9
V
Hysteresis VIN voltage
0.2
580
800
µA
V
Ivin
Operating non-switching supply current
V(EN) = 5 V, V(FB) = 1.5 V
Ivin_sdn
Shutdown supply current
V(EN) = 0 V
3
11
µA
V(EN) rising
1.20
1.26
V
ENABLE
Ven_rise
Ven_fall
EN threshold
Ven_hys
EN pin threshold voltage hysteresis
Ip
EN pin sourcing current
Iph
EN pin sourcing current
Ih
EN pin hysteresis current
V(EN) falling
1.1
1.15
V
50
mV
V(EN) = 1.1V
1.2
µA
V(EN) = 1.3V
4.8
µA
3.6
µA
FB
VFB
Regulated FB voltage
TJ = 25°C
596
600
604
mV
595
600
605
mV
ERROR AMPLIFIER
gmea
Error Amplifier Transconductance (gm)
–2 µA < I(COMP) < 2 µA, V(COMP) = 1 V
1100
Error Amplifier DC gain
µA/V
80
dB
µA
Icomp_src
Error Amplifier source current
V(FB) = 0 V
100
Icomp_snk
Error Amplifier sink current
V(FB) = 2 V
-100
µA
gmps
Power Stage Transconductance
16
A/V
SOFT-START
Iss
Soft-start current
V(SS/TRK) to V(FB) matching
5
µA
25
mV
TA = 25°C, V(VIN) = 12 V
14.1
mΩ
TA = 25°C, V(VIN) = 4.5 V, V(BOOT-SW) = 4.5 V
15.9
mΩ
TA = 25°C, V(VIN) = 12 V
6.1
mΩ
TA = 25°C, V(VIN) = 4.5 V
6.9
V(SS/TRK) = 0.4 V
MOSFET
Rds(on)_h
High-side switch resistance
Rds(on)_l
Low-side switch resistance
BOOT UVLO Falling
mΩ
2.2
2.6
V
12.9
15
A
CURRENT LIMIT
Ioc_HS_pk
High-side peak current limit
Ioc_LS_snk
Low-side sinking current limit
Ioc_LS_src
Low-side sourcing current limit
10.8
–3.4
9.3
11.4
A
13.6
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
A
5
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
Electrical Characteristics (continued)
TJ = -40°C to 150°C, VIN = 4.5 V to 17 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
RT/CLK
VIH
Logic high input voltage
VIL
Logic low input voltage
2
V
0.8
V
PGOOD
Power good threshold
V(FB) rising (fault)
108%
V(FB) falling (good)
106%
V(FB) rising (good)
91%
V(FB) falling (fault)
89%
Ipg_lkg
Leakage current when pulled high
V(PGOOD) = 5 V
Vpg_low
PGOOD voltage when pulled low
I(PGOOD) = 2 mA
5
nA
Minimum VIN for valid output
V(PGOOD) < 0.5 V, I(PGOOD) = 4 mA
0.7
Temperature Rising
170
°C
15
°C
0.3
V
1
V
Thermal protection
TTRIP
Thermal protection trip point
THYST
Thermal protection hysteresis
6
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
6.6 Switching Characteristics
TJ = -40°C to 150°C, V(VIN) = 4.5 V to 17 V (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
EN
EN to start of switching
135
µs
Deglitch time PGOOD going high
272
Cycles
Deglitch time PGOOD going low
16
Cycles
95
ns
PGOOD
SW
ton_min
Minimum on time
toff_min
Minimum off time
Measured at 50% to 50% of VIN, L = 0.68
µH, IOUT = 0.1 A
(1)
V(BOOT-SW) ≥ 2.6 V
0
ns
RT/CLK
fsw_min
Minimum switching frequency (RT mode)
R(RT/CLK) = 250 kΩ
Switching frequency (RT mode)
R(RT/CLK) = 100 kΩ
fsw_max
Maximum switching frequency (RT mode)
R(RT/CLK) = 30.1 kΩ
fsw_clk
Switching frequency synchronization range
(PLL mode)
200
450
500
550
1.6
200
RT/CLK falling edge to SW rising edge
delay (PLL mode)
kHz
Measure at 500kHz with RT resistor in
series with RT/CLK
kHz
MHz
1600
kHz
70
ns
512
Cycles
16384
Cycles
HICCUP
Wait time before hiccup
Hiccup time before restart
(1)
Specified by design.
6.7 Timing Requirements
TJ = -40°C to 150°C, V(VIN) = 4.5 V to 17 V (unless otherwise noted)
MIN
NOM
MAX
UNIT
RT/CLK
Minimum synchronization signal pulse width
(PLL mode)
35
ns
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
7
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
100
100
95
95
90
90
85
85
Efficiency (%)
Efficiency (%)
6.8 Typical Characteristics
80
75
70
65
75
70
65
60
60
9 V to 1 V, 700 kHz, L = 680 nH, DCR = 7 m:
9 V to 1 V, 600 kHz, L = 680 nH, DCR = 7 m:
55
50
0.0
1.0
2.0
3.0
4.0
5.0
Output Current (A)
6.0
7.0
50
0.0
8.0
610
Nonswitching Supply Current (PA)
620
90
85
80
75
70
65
60
12 V to 3.3 V, 800 kHz, L = 1 µH, DCR = 8.4 m:
12 V to 3.3 V, 1 MHz, L = 1 µH, DCR = 8.4 m:
1.0
2.0
3.0
4.0
5.0
Output Current (A)
2.0
6.0
7.0
600
D003
580
570
560
550
540
530
520
-25
0
D004
25
50
75
100
Junction Temperature (qC)
125
150
D005
V(FB) = 0.8 V
Figure 4. VIN Pin Nonswitching Supply Current vs Junction
Temperature
1.22
VIN = 4.5 V
VIN = 12 V
VIN = 17 V
1.21
EN Voltage Threshold (V)
VIN Pin Shutdown Supply Current (PA)
8.0
590
500
-50
8.0
10
7
6
5
4
3
2
1
0
-50
7.0
510
Figure 3. Efficiency for 12 V Input to 3.3 V Output
8
6.0
VIN = 4.5 V
VIN = 12 V
VIN = 17 V
V(EN) = 5 V
9
3.0
4.0
5.0
Output Current (A)
Figure 2. Efficiency for 12 V Input to 1.5 V and 0.8 V Output
95
50
0.0
1.0
D002
100
55
12 V to 1.5 V, 600 kHz, L = 1 µH, DCR = 8.4 m:
12 V to 1.5 V, 700 kHz, L = 680 nH, DCR = 7 m:
12 V to 0.8 V, 400 kHz, L = 680 nH, DCR = 7 m:
55
Figure 1. Efficiency for 9 V Input to 1 V Output
Efficiency (%)
80
1.2
1.19
1.18
1.17
1.16
1.15
1.14
EN Rising
EN Falling
1.13
-25
0
25
50
75
100
Junction Temperature (qC)
125
150
1.12
-50
D006
-25
0
25
50
75
100
Junction Temperature (qC)
125
150
D007
V(EN) = 0.4 V
Figure 5. VIN Pin Shutdown Current vs Junction
Temperature
8
Figure 6. EN Pin Voltage Threshold vs Junction
Temperature
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
6
0.605
5.5
0.604
5
0.603
4.5
Voltage Reference (V)
EN Pin Output Current (PA)
Typical Characteristics (continued)
4
3.5
V(EN) = 1.1 V
V(EN) = 1.3 V
3
2.5
2
1.5
0.6
0.599
0.598
0.596
0
-50
-25
0
25
50
75
100
Junction Temperature (qC)
125
0.595
-50
150
0
25
50
75
100
Junction Temperature (qC)
125
150
D009
Figure 8. Regulated FB Voltage vs Junction Temperature
1400
High-side, V(BOOT-SW) = 4.5 V
High-side, V(VIN) = 12 V
Low-side, V(VIN) = 4.5 V
Low-side, V(VIN) = 12 V
-25
0
25
50
75
100
Junction Temperature (qC)
Error Amplifier Transconductance (PS)
28
26
24
22
20
18
16
14
12
10
8
6
4
2
-50
-25
D008
D007
Figure 7. EN Pin Current vs Junction Temperature
MOSFET Rds(on) (m:)
0.601
0.597
1
0.5
125
1350
1300
1250
1200
1150
1100
1050
1000
950
900
-50
150
-25
0
D010
Figure 9. MOSFET Rds(on) vs Junction Temperature
25
50
75
100
Junction Temperature (qC)
125
150
D011
Figure 10. Error Amplifier Transconductance vs Junction
Temperature
5.3
19
5.25
18
5.2
5.15
17
I(SS/TRK) (µA)
V(COMP) to I(SW) Transconductance (S)
0.602
16
15
14
5.1
5.05
5
4.95
4.9
4.85
4.8
13
4.75
12
-50
-25
0
25
50
75
100
Junction Temperature (qC)
125
150
4.7
-50
D012
Figure 11. COMP to SW Transconductance vs Junction
Temperature
-25
0
25
50
75
100
Junction Temperature (qC)
125
150
D013
Figure 12. SS/TRK Current vs Junction Temperature
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
9
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
Typical Characteristics (continued)
40
36
34
32
V(FB) (V)
V(SS/TRK) to V(FB) matching (mV)
38
30
28
26
24
22
20
-50
-25
0
25
50
75
100
Junction Temperature (qC)
125
0.7
0.65
0.6
0.55
0.5
0.45
0.4
0.35
0.3
0.25
0.2
0.15
0.1
0.05
0
150
0
0.2
0.4
D014
0.6
0.8
1
V(SS/TRK) (V)
1.2
1.4
1.6
1.8
D022
V(SS/TRK) = 0.4 V
Figure 13. SS/TRK to FB Offset vs Junction Temperature
Figure 14. FB voltage vs SS/TRK Voltage
110
VIN = 4.5 V
VIN = 12 V
VIN = 17 V
108
14
13.5
13
12.5
12
of VREF)
14.5
106
PGOOD Threshold (
High-side Peak Current Limit (A)
15
100
11.5
-25
0
25
50
75
100
Junction Temperature (qC)
125
V(FB) falling (fault)
V(FB) rising (good)
V(FB) rising (fault)
V(FB) falling (good)
98
96
94
92
90
86
-50
150
115
900
110
Minimum on-time (ns)
120
1000
800
700
600
500
400
300
V(FB) = 0.6 V
150
IOUT = 0 A
IOUT = 0.1 A
IOUT = 0.5 A
85
70
-50
-25
0
D017
VIN = 12 V
V(PGOOD) = 5 V
Figure 17. PGOOD Leakage Current vs Junction
Temperature
D016
90
75
125
150
95
100
25
50
75
100
Junction Temperature (qC)
125
100
80
0
25
50
75
100
Junction Temperature (qC)
105
200
-25
0
Figure 16. PGOOD Thresholds vs Junction Temperature
1100
0
-50
-25
D015
Figure 15. High-side Peak Current Limit vs Junction
Temperature
PGOOD Leakage Current (nA)
102
88
11
-50
10
104
25
50
75
100
Ambient Temperature (qC)
125
150
D018
L = 0.68 µH
Figure 18. Minimum on-time vs Ambient Temperature
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
Typical Characteristics (continued)
520
1660
1650
Switching Frequency (kHz)
Switching Frequency (kHz)
515
510
505
500
495
490
-25
0
25
50
75
100
Junction Temperature (qC)
125
1610
1600
1590
1580
1570
1540
-50
150
-25
0
D020
25
50
75
100
Junction Temperature (qC)
125
150
D021
R(RT/CLK) = 30.1 kΩ
Figure 19. Switching Frequency vs Junction Temperature
(500 kHz)
Figure 20. Switching Frequency vs Junction Temperature
(1600 kHz)
650
1600
600
1500
Switching Frequency (kHz)
Switching Frequency (kHz)
1620
1550
R(RT/CLK) = 100 kΩ
550
500
450
400
350
300
250
200
80
1630
1560
485
480
-50
1640
1400
1300
1200
1100
1000
900
800
700
100
120
140
160 180 200
R(RT/CLK) (k:)
220
240
260
600
25
30
D023
Figure 21. Switching Frequency vs RT/CLK Resistor (Low
Range)
35
40
45
50 55 60 65
R(RT/CLK) (k:)
70
75
80
85
D024
Figure 22. Switching Frequency vs RT/CLK Resistor (High
Range)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
11
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
7 Detailed Description
7.1 Overview
The TPS54824 is a 17-V, 8-A, synchronous step-down (buck) converter with two integrated n-channel
MOSFETs. To improve performance during line and load transients the device implements a constant frequency,
peak current mode control which also simplifies external frequency compensation. The wide switching frequency
of 200 kHz to 1600 kHz allows for efficiency and size optimization when selecting the output filter components.
The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The TPS54824 also has an
internal phase lock loop (PLL) connected to the RT/CLK pin that can be used to synchronize the switching cycle
to the falling edge of an external system clock.
The integrated MOSFETs allow for high efficiency power supply designs with continuous output currents up to 8
amperes. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications. The device
reduces the external component count by integrating a bootstrap recharge circuit. The bias voltage for the
integrated high-side MOSFET is supplied by a capacitor between the BOOT and SW pins. The BOOT capacitor
voltage is monitored by a BOOT to SW UVLO (BOOT-SW UVLO) circuit allowing SW pin to be pulled low to
recharge the BOOT capacitor. The device can operate at 100% duty cycle as long as the BOOT capacitor
voltage is higher than the preset BOOT-SW UVLO threshold which is typically 2.2 V.
The TPS54824 has been designed for safe monotonic startup into pre-biased loads. The default start up is when
VIN is typically 4.1 V. The EN pin has an internal pull-up current source that can be used to adjust the input
voltage under voltage lockout (UVLO) with two external resistors. In addition, the internal pull-up current of the
EN pin allows the device to operate with the EN pin floating. The operating current for the TPS54824 is typically
580 μA when not switching and under no load. When the device is disabled, the supply current is typically 3 μA.
The SS/TRK (soft start/tracking) pin is used to minimize inrush currents or provide power supply sequencing
during power up. A small value capacitor or resistor divider should be coupled to the pin for soft start or critical
power supply sequencing requirements. The output voltage can be stepped down to as low as the 0.6 V voltage
reference (VREF). The device has a power good comparator (PGOOD) with hysteresis which monitors the output
voltage through the FB pin. The PGOOD pin is an open drain MOSFET which is pulled low when the FB pin
voltage is less than 89% or greater than 108% of the reference voltage VREF and asserts high when the FB pin
voltage is 91% to 106% of VREF.
The device is protected from output overvoltage, overload and thermal fault conditions. The device minimizes
excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator.
When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning
on until the FB pin voltage is lower than 106% of the VREF. The device implements both high-side MOSFET over
current protection and bidirectional low-side MOSFET over current protections which help control the inductor
current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal
shutdown trip point. The device is restarted under control of the soft start circuit automatically when the junction
temperature drops 15°C typically below the thermal shutdown trip point.
12
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
7.2 Functional Block Diagram
PGOOD
VIN
EN
Shutdown
Ip
UV
Ih
Enable
Comparator
Thermal
Shutdown
UVLO
Shutdown
Shutdown
Logic
Logic
Enable
Threshold
Hiccup
Shutdown
OV
ERROR
AMPLIFIER
BOOT
Charge
Minimum
Clamp
Pulse Skip
Current
Sense
FB
BOOT
Boot
UVLO
SS/TRK
Voltage
Reference
HS MOSFET
Current
Comparator
Power Stage
& Deadtime
Control
Logic
SW
Slope
Compensation
VIN
Hiccup
Shutdown
Overload
Recovery
Oscillator
with PLL
Maximum
Clamp
LS
MOSFET
Current
Limit
Regulator
Current
Sense
PGND
COMP
RT/CLK
AGND
Copyright © 2016, Texas Instruments Incorporated
7.3 Feature Description
7.3.1 Fixed Frequency PWM Control
The device uses an adjustable fixed frequency, peak current mode control. The output voltage is compared
through external resistors on the FB pin to an internal voltage reference by an error amplifier which drives the
COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is
converted into a current reference which compares to the high-side power switch current. When the power switch
current reaches current reference generated by the COMP voltage level the high-side power switch is turned off
and the low-side power switch is turned on.
The device adds an internal slope compensation ramp to prevent subharmonic oscillations. The peak inductor
current limit remains constant over the full duty cycle range.
7.3.2 Continuous Conduction Mode Operation (CCM)
As a synchronous buck converter, the device works in CCM (Continuous Conduction Mode) under all load
conditions.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
13
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
Feature Description (continued)
7.3.3 VIN Pins and VIN UVLO
The VIN pin voltage supplies the internal control circuits of the device and provides the input voltage to the power
converter system. The input voltage for VIN can range from 4.5 V to 17 V. The device implements internal UVLO
circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO
threshold. The internal VIN UVLO threshold has a hysteresis of 200 mV. A voltage divider connected to the EN
pin can adjust the input voltage UVLO appropriately. See Enable and Adjustable UVLO for more details.
7.3.4 Voltage Reference and Adjusting the Output Voltage
The voltage reference system produces a precise ±0.85%, 0.6 V voltage reference over temperature by scaling
the output of a temperature stable band gap circuit. The output voltage is set with a resistor divider from the
output (VOUT) to the FB pin shown in Figure 23. It is recommended to use 1% tolerance or better divider
resistors. Start with a fixed value for the bottom resistor in the divider, typically 10 kΩ, then use Equation 1 to
calculate the top resistor in the divider. To improve efficiency at light loads consider using larger value resistors.
If the values are too high the regulator is more susceptible to noise and voltage errors from the FB input current
are noticeable. The minimum output voltage and maximum output voltage can be limited by the minimum on time
of the high side MOSFET and bootstrap voltage (BOOT-SW voltage) respectively.
VOUT
TPS54824
RFBT
FB
RFBB
0.6 V
+
Copyright © 2016, Texas Instruments Incorporated
Figure 23. FB Resistor Divider
RFBT
§V
RFBB u ¨ OUT
© VREF
·
1¸
¹
(1)
7.3.5 Error Amplifier
The device uses a transconductance error amplifier. The error amplifier compares the FB pin voltage to the lower
of the SS/TRK pin voltage or the internal 0.6-V voltage reference. The transconductance of the error amplifier is
1100 μA/V. The frequency compensation network is connected between the COMP pin and ground.
When operating at current limit the COMP pin voltage is clamped to a maximum level to improve response when
the load current decreases. When FB is greater than the internal voltage reference or SS/TRK the COMP pin
voltage is clamped to a minimum level and the devices enters a high-side skip mode.
7.3.6 Enable and Adjustable UVLO
The EN pin provides on/off control of the device. Once the EN pin voltage exceeds its threshold voltage, the
device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching
and enters low operating current state. The EN pin has an internal pull-up current source, Ip, allowing the user to
float the EN pin for enabling the device. If an application requires controlling the EN pin, an open drain or open
collector output logic can be interfaced with the pin.
14
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
Feature Description (continued)
An external resistor divider can be added from VIN to the EN pin for adjustable UVLO and hysteresis as shown
in Figure 24. The EN pin has a small pull-up current Ip which sets the default state of the pin to enable when no
external components are connected. The pull-up current is also used to control the voltage hysteresis for the
UVLO function since it increases by Ih once the EN pin crosses the enable threshold. The UVLO thresholds can
be calculated using Equation 2 and Equation 3. When using the adjustable UVLO function, 500 mV or greater
hysteresis is recommended. For applications with very slow input voltage slew rate, a capacitor can be placed
from the EN pin to ground to filter any glitches on the input voltage.
TPS54824
VIN
Ip
Ih
RENT
EN
+
RENB
Copyright © 2016, Texas Instruments Incorporated
Figure 24. Adjustable UVLO Using EN
RENT
§V
·
VSTART u ¨ ENFALLING ¸ VSTOP
© VENRISING ¹
§
·
V
Ip u ¨ 1 ENFALLING ¸ Ih
VENRISING ¹
©
(2)
vertical spacer
RENB
RENT u VENFALLING
VSTOP
VENFALLING
RENT u Ip
Ih
(3)
7.3.7 Soft Start and Tracking
The TPS54824 regulates to the SS/TRK pin while its voltage is lower than the internal reference to implement
soft start. A capacitor on the SS/TRK pin to ground sets the soft start time. The SS/TRK pin has an internal pullup current source of 5 μA that charges the external soft start capacitor. Equation 4 calculates the required soft
start capacitor value. The FB voltage will follow the SS/TRK pin voltage with a 25 mV offset up to 90% of the
internal voltage reference. When the SS/TRK voltage is greater than 90% of the internal reference voltage the
offset increases as the effective system reference transitions from the SS/TRK voltage to the internal voltage
reference.
CSS nF
ISS µA u tSS ms
VREF V
8.3 u t SS ms
(4)
If during normal operation, VIN goes below the UVLO, EN pin pulled below 1.15 V, or a thermal shutdown event
occurs, the TPS54824 stops switching and the SS/TRK pin floats. When the VIN goes above UVLO, EN goes
above 1.20 V, or a thermal shutdown is exited, the SS/TRK pin is discharged to near ground before reinitiating a
powering up sequence.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
15
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
Feature Description (continued)
When the COMP pin voltage is clamped by the maximum COMP clamp in an overload condition the SS/TRK pin
is discharged to near the FB voltage. When the overload condition is removed, the soft-start circuit controls the
recovery from the fault output level to the nominal output regulation voltage. At the beginning of recovery a spike
in the output voltage may occur while the COMP voltage transitions from the maximum clamp to the value
determined by the loop.
If a nominal SS/TRK capacitance of 22 nF or greater is used, TI recommends adding a 470-kΩ to 1-MΩ resistor
in parallel with the SS/TRK capacitor. With higher SS/TRK capacitance and if the EN pin voltage goes low then
high quickly, the SS/TRK capacitor may not fully discharge before switching begins. Adding this resistor helps
discharge the SS/TRK capacitor. For the SS capacitor to fully discharge, disable the TPS54824 for a time period
equal to 3 times the RC time constant of the SS/TRK capacitor and the added resistor.
7.3.8 Safe Start-up into Pre-Biased Outputs
The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During
monotonic pre-biased startup, the low-side MOSFET is not allowed to sink current until the SS/TRK pin voltage is
higher than the FB pin voltage and the high-side MOSFET begins to switch. The one exception is if the BOOTSW voltage is below the UVLO threshold. While in BOOT-SW UVLO, the low-side MOSFET is allowed to turn on
to charge the BOOT capacitor. The low-side MOSFET reverse current protection provides another layer of
protection for the device after the high-side MOSFET begins to switch.
7.3.9 Power Good
The PGOOD pin is an open-drain output requiring an external pull-up resistor to output a high signal. Once the
FB pin is between 91% and 106% of the internal voltage reference and SS/TRK is greater than 0.75 V, after a
272 cycle deglitch time the PGOOD pin is de-asserted and the pin floats. A pull-up resistor between the values of
10 kΩ and 100 kΩ to a voltage source that is 6.5 V or less is recommended. PGOOD is in a defined state once
the VIN input voltage is greater than 1 V but with reduced current sinking capability.
When the FB is lower than 89% or greater than 108% of the nominal internal reference voltage, after a 16 cycle
deglitch time the PGOOD pin is pulled low. PGOOD is immediately pulled low if VIN falls below its UVLO, EN pin
is pulled low or the TPS54824 enters thermal shutdown.
16
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
Feature Description (continued)
7.3.10 Sequencing (SS/TRK)
Many of the common power supply sequencing methods can be implemented using the SS/TRK, EN and
PGOOD pins.
The sequential method is illustrated in Figure 25 using two TPS54824 or similar devices. The power good of the
first device is coupled to the EN pin of the second device which enables the second power supply once the
primary supply reaches regulation.
Figure 26 shows the method implementing ratiometric sequencing by connecting the SS/TRK pins of two devices
together. The regulator outputs ramp up and reach regulation at the same time. When calculating the soft-start
time the current source must be doubled in Equation 4.
TPS54824
TPS54824
TPS54824
PGOOD
EN
EN
SS/TRK
SS/TRK
EN
PGOOD
SS/TRK
PGOOD
Copyright © 2016, Texas Instruments Incorporated
TPS54824
EN
SS/TRK
PGOOD
Copyright © 2016, Texas Instruments Incorporated
Figure 25. Sequential Start-Up Sequence
Figure 26. Ratiometric Start-Up Sequence
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
17
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
Feature Description (continued)
Ratiometric and simultaneous power supply sequencing can be implemented by connecting the resistor network
of RTRT and RTRB shown in Figure 27 to the output of the power supply that needs to be tracked or another
voltage reference source. Using Equation 6 and Equation 7, the tracking resistors can be calculated to initiate the
VOUT2 slightly before, after or at the same time as VOUT1. Equation 5 is the voltage difference between VOUT1 and
VOUT2.
To design a ratiometric start-up in which the VOUT2 voltage is slightly greater than the VOUT1 voltage when VOUT2
reaches regulation, use a negative number in Equation 6 and Equation 7 for deltaV. Equation 5 results in a
positive number for applications where the VOUT2 is slightly lower than VOUT1 when VOUT2 regulation is achieved.
The deltaV variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TRK to
FB offset (Vssoffset = 25 mV) in the soft-start circuit and the offset created by the pull-up current source (Iss = 5
μA) and tracking resistors, the Vssoffset and Iss are included as variables in the equations.
When the TPS54824 is enabled, an internal switch at the SS/TRK pin turns on to discharge the SS/TRK voltage
to near ground as described in Soft Start and Tracking. The SS/TRK pin voltage must discharge low enough
before the TPS54824 starts up. If there is voltage on VOUT1 and the upper resistor at the SS/TRK pin is too small,
the SS/TRK pin cannot discharge low enough and VOUT2 does not ramp up. The upper resistor in the SS/TRK
divider may need to be increased to allow the SS/TRK pin to drop close enough to ground. To ensure proper
startup of VOUT2 , the calculated RTRT value from Equation 6 must be greater than the value calculated in
Equation 6. Calculate RTRB using the final value of RTRT.
'V
VOUT1 VOUT2
(5)
vertical spacer
RTRT
VOUT2 'V Vssoffset
u
VREF
Iss
(6)
vertical spacer
RTRB
VREF u RTRT
VOUT2 'V VREF
(7)
vertical spacer
RTRT ! 20000 u VOUT1
18
(8)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
Feature Description (continued)
TPS54824
VOUT1
EN
SS/TRK
PGOOD
TPS54824
VOUT2
EN
RTRT
SS/TRK
RFBT
RTRB
PGOOD
RFBB
Copyright © 2016, Texas Instruments Incorporated
Figure 27. Ratiometric and Simultaneous Start-Up Sequence
As described in Power Good, for the PGOOD output to be active the SS/TRK voltage must be above 0.75 V. The
external divider may prevent the SS/TRK voltage from charging above the threshold. For the SS/TRK pin to
charge above the threshold, a switch may be needed to disconnect the resistor divider or modify the resistor
divider ratio of the VOUT2 converter after start-up is complete. The PGOOD pin of the VOUT1 converter could be
used for this. One solution is to add a resistor from SS/TRK of the VOUT2 converter to the PGOOD of the VOUT1
converter. While the PGOOD of VOUT1 pulls low, this resistor is in parallel with RTRB. When VOUT1 is in regulation
its PGOOD pin will float. If the PGOOD pin of VOUT1 is connected to a pullup voltage, make sure to include this in
calculations. A second option is to use the PGOOD pin to turn on or turn off the external switch to change the
divide ratio.
7.3.11 Adjustable Switching Frequency (RT Mode)
In RT mode, a resistor (RT resistor) is connected between the RT/CLK pin and AGND. The switching frequency
of the device is adjustable from 200 kHz to 1600 kHz by placing a maximum of 250 kΩ and minimum of 30.1 kΩ
respectively. To determine the RT resistance for a given switching frequency, use Equation 9. To reduce the
solution size one would set the switching frequency as high as possible, but tradeoffs of the supply efficiency and
minimum controllable on-time should be considered. Equation 10 can be used to calculate the switching
frequency for a given RT resistance.
RT k:
58650 u fSW kHz
1.028
(9)
vertical spacer
fSW kHz
43660 u RT k:
0.973
(10)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
19
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
Feature Description (continued)
7.3.12 Synchronization (CLK Mode)
An internal Phase Locked Loop (PLL) has been implemented to allow synchronization from 200 kHz to 1600 kHz,
and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square
wave clock signal to the RT/CLK pin with a duty cycle from 20% to 80%. If the clock signals rising edge occurs
near the falling edge of SW, increased SW jitter may occur. Use Equation 11 to calculate the maximum clock
pulse width to minimize jitter in CLK mode. The clock signal amplitude must transition lower than 0.8 V and
higher than 2 V. The start of the switching cycle is synchronized to the falling edge of the RT/CLK pin.
æ
ö
V
0.75 ´ ç 1 - OUT ÷
ç
VIN(min ) ÷
è
ø
CLK _ PWMAX =
fSW
(11)
In applications where both RT mode and CLK mode are needed, the device can be configured as shown in
Figure 28. Before the external clock is present, the device works in RT mode and the switching frequency is set
by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the
SYNC pin is pulled above the RT/CLK high threshold (2 V), the device switches from the RT mode to the CLK
mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external
clock.
If the input clock goes away the internal clock frequency begins to drop and after 10 µs without a clock the
device returns to RT mode. Output undershoot while the switching frequency drops can occur. Output overshoot
can also occur when the switching frequency steps back up to the RT mode frequency. A high impedance tristate buffer as shown in Figure 30 is recommended for best performance during the transition from CLK mode to
RT mode because it minimizes the loading on the RT/CLK pin allowing faster transition back to RT mode.
Figure 31 shows the typical performance for the transition from RT mode to CLK mode then back to RT mode.
A series RC circuit as shown in Figure 29 can also be used to interface the RT/CLK pin but the capacitive load
slows down the transition back to RT mode. The series RC circuit is not recommended if the transition from CLK
mode to RT mode is important. A capacitor in the range of 47 pF to 470 pF is recommended. When using the
series RC circuit verify the amplitude of the signal at the RT/CLK pin goes above the high threshold.
RT/CLK Mode Select
TPS54824
TPS54824
RT/CLK
2k
RT/CLK
47 pF
RT
RT
Copyright © 2016, Texas Instruments Incorporated
Copyright © 2016, Texas Instruments Incorporated
Figure 28. Simplified Circuit When Using Both RT
Mode and CLK Mode
20
Figure 29. Interfacing to the RT/CLK Pin with
Series RC
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
Feature Description (continued)
TPS54824
OE
CH2: VOUT DC OFFSET
RT/CLK
RT
CH3: RT/CLK
CH1: SW
Copyright © 2016, Texas Instruments Incorporated
VIN = 12 V, IOUT = 4 A,
VOUT = 3.3 V, fsw = 1.2 MHz
Figure 30. Interfacing to the RT/CLK Pin with
Buffer
Figure 31. RT to CLK to RT Transition with Buffer
7.3.13 Bootstrap Voltage and 100% Duty Cycle Operation (BOOT)
The device provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW
pins provides the gate drive voltage for the high side MOSFET. The BOOT capacitor is refreshed when the lowside MOSFET is on. The recommended value of the BOOT capacitor is 0.1 μF. A ceramic capacitor with an X7R
or X5R grade dielectric with a voltage rating of 10 V or higher is recommended for stable performance over
temperature and voltage.
When operating with a low voltage difference from input to output, the high side MOSFET of the device will
operate at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.2 V. The device will begin
to transition to 100% duty cycle operation when the high-side MOSFET off-time is less than 100 ns typical. When
the voltage from BOOT to SW drops below 2.2 V, the high-side MOSFET is turned off due to BOOT UVLO and
the low side MOSFET pulls SW low to recharge the BOOT capacitor. When operating at 100% duty cycle the
high-side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the
capacitor because the gate drive current sourced by the BOOT capacitor is small. The effective switching
frequency reduced and the effective maximum duty cycle of the switching regulator is near 100%. The output
voltage of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the
inductor resistance, and the printed circuit board resistance.
7.3.14 Output Overvoltage Protection (OVP)
The TPS54824 incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot.
The OVP feature minimizes the overshoot by comparing the FB pin voltage to the OVP threshold. The OVP
threshold is the same as the 108% PGOOD threshold. If the FB pin voltage is greater than the OVP threshold
the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output
overshoot. When the high-side MOSFET turns off, the low-side MOSFET turns on and the current in the inductor
discharges. The output voltage can overshoot the OVP threshold as the current in the inductor discharges to 0 A.
When the FB voltage drops lower than the 106% PGOOD threshold, the high-side MOSFET is allowed to turn on
at the next clock cycle.
7.3.15 Overcurrent Protection
The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side
MOSFET and the low-side MOSFET. In an extended overcurrent condition the device will enter hiccup to reduce
power dissipation.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
21
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
Feature Description (continued)
7.3.15.1 High-side MOSFET Overcurrent Protection
The device implements current mode control which uses the COMP pin voltage to control the turnoff of the highside MOSFET and the turnon of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current
and the current reference generated by the COMP pin voltage are compared, when the peak switch current
intersects the current reference the high-side switch is turned off. The maximum peak switch current through the
high-side MOSFET for overcurrent protection is done by limiting the current reference internally. If the peak
current required to regulate the output is greater than the internal limit, the output voltage is pulled low and the
error amplifier responds by driving the COMP pin high. The maximum COMP voltage is then clamped by an
internal COMP clamp circuit. If the COMP voltage is clamped high for more than the hiccup wait time of 512
switching cycles, the device will shut down itself and restart after the hiccup time of 16384 cycles.
7.3.15.2 Low-side MOSFET Overcurrent Protection
While the low-side MOSFET is turned on the current through it is monitored. During normal operation the lowside MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing
current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is
exceeded the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The
high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at
the start of a cycle. The low-side sourcing current limit prevents current runaway.
The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded the
low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are
off until the start of the next cycle. If the low-side MOSFET turns off due to sinking current limit protection, the
low-side MOSFET can only turn on again after the high-side MOSFET turns on then off or if the device enters
BOOT UVLO.
7.4 Device Functional Modes
The EN pin and a VIN UVLO is used to control turn on and turn off of the TPS54824. The device becomes active
when V(VIN) exceeds the 4.1 V typical UVLO and when V(EN) exceeds 1.20 V typical. The EN pin has an internal
current source to enable the output when the EN pin is left floating. If the EN pin is pulled low the device is put
into a low quiescent current state.
22
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The TPS54824 is a synchronous buck converter designed for 4.5 V to 17 V input and 8-A load. This procedure
illustrates the design of a high-frequency switching regulator using ceramic output capacitors. Alternatively the
WEBENCH® software can be used to generate a complete design. The WEBENCH® software uses an interactive
design procedure and accesses a comprehensive database of components when generating a design. This
section presents a simplified discussion of the design process.
8.2 Typical Application
Copyright © 2016, Texas Instruments Incorporated
Figure 32. TPS54824 4.5-V to 15-V Input, 1.8-V Output Converter Application Schematic
8.2.1 Design Requirements
For this design example, use the parameters shown in Table 1.
Table 1. Design Parameters
PARAMETER
EXAMPLE VALUE
Input voltage range (VIN)
4.5 to 15 V, 12 V Nominal
Output voltage (VOUT)
1.8 V
Transient response
+/- 4%, +/- 72 mV
Output ripple voltage
0.5%, 9 mV
Output current rating (IOUT)
8A
Operating frequency (fSW)
700 kHz
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
23
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
8.2.2 Detailed Design Procedure
8.2.2.1 Switching Frequency
The first step is to decide on a switching frequency for the converter. It is capable of running from 200 kHz to 1.6
MHz. Typically the highest switching frequency possible is desired because it will produce the smallest solution
size. A high switching frequency allows for lower valued inductors and smaller output capacitors compared to a
power supply that switches at a lower frequency. The main trade off made with selecting a higher switching
frequency is extra switching power loss, which hurt the converter’s efficiency.
The maximum switching frequency for a given application is limited by the minimum on-time of the converter and
is estimated with Equation 12. Using a maximum minimum on-time of 150 ns for the TPS54824 and 15 V
maximum input voltage for this application, the maximum switching frequency is 800 kHz. The selected switching
frequency must also consider the 10% tolerance of the switching frequency. Considering this, a switching
frequency of 700 kHz was selected. Equation 13 calculates R7 to be 69.7 kΩ. A standard 1% 69.8 kΩ value was
chosen in the design.
VOUT
1
fSW max
u
tonmin VIN max
(12)
vertical spacer
RT k:
58650 u fSW kHz
1.028
(13)
8.2.2.2 Output Inductor Selection
To calculate the value of the output inductor, use Equation 14. KIND is a ratio that represents the amount of
inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output
capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since
the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current.
Additionally with current mode control the sensed inductor current ripple is used in the PWM modulator.
Choosing small inductor ripple currents can degrade the transient response performance or introduce jitter in the
high-side MOSFET on-time. The inductor ripple, KIND, is normally from 0.2 to 0.4 for the majority of applications
giving a peak to peak ripple current range of 1.6 A to 3.2 A. For applications requiring operation near the
minimum on-time, with on-times less than 200 ns, the target Iripple must be 2.4 A or larger for best performance.
For other applications the target Iripple should be 0.8 A or larger.
For this design example, KIND = 0.3 is used and the inductor value is calculated to be 0.94 μH. The nearest
standard value 1 µH is selected. It is important that the RMS current and saturation current ratings of the inductor
not be exceeded. The RMS and peak inductor current can be found from Equation 16 and Equation 17. For this
design, the RMS inductor current is 8.0 A and the peak inductor current is 9.1 A. The chosen inductor is a
Cyntec CMLE063T-1R0MS. It has a saturation current rating of 16.0 A (30% inductance loss) and a RMS current
rating of 16.0 A (40 °C temperature rise). The DC series resistance is 5.6 mΩ typical.
The current flowing through the inductor is the inductor ripple current plus the output current. During power up,
faults or transient load conditions, the inductor current can increase above the calculated peak inductor current
level calculated in Equation 17. In transient conditions, the inductor current can increase up to the switch current
limit of the device. For this reason, the most conservative approach is to specify the ratings of the inductor based
on the switch current limit rather than the steady-state peak inductor current.
Vinmax - Vout
Vout
´
L1 =
Io ´ Kind
Vinmax ´ ¦ sw
(14)
vertical spacer
Iripple =
Vinmax - Vout
Vout
´
L1
Vinmax ´ ¦ sw
(15)
vertical spacer
ILrms =
24
Io 2 +
æ Vo ´ (Vinmax - Vo) ö
1
´ ç
÷
12
è Vinmax ´ L1 ´ ¦ sw ø
2
Submit Documentation Feedback
(16)
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
vertical spacer
ILpeak = Iout +
Iripple
2
(17)
8.2.2.3 Output Capacitor
There are two primary considerations for selecting the value of the output capacitor. The output voltage ripple
and how the regulator responds to a large change in load current. The output capacitance needs to be selected
based on the more stringent of these two criteria.
The desired response to a large change in the load current is the first criteria and is typically the most stringent.
A regulator does not respond immediately to a large, fast increase or decrease in load current. The output
capacitor supplies or absorbs charge until the regulator responds to the load step. The control loop needs to
sense the change in the output voltage then adjust the peak switch current in response to the change in load.
The minimum output capacitance is selected based on an estimate of the loop bandwidth. Typically the loop
bandwidth is fSW/10. Equation 18 estimates the minimum output capacitance necessary, where ΔIOUT is the
change in output current and ΔVOUT is the allowable change in the output voltage.
For this example, the transient load response is specified as a 4% change in VOUT for a load step of 4 A.
Therefore, ΔIOUT is 4 A and ΔVOUT is 72 mV. Using these numbers gives a minimum capacitance of 126 μF. This
value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic
capacitors, the effect of the ESR can be small enough to be ignored. Aluminum electrolytic and tantalum
capacitors have higher ESR that must be considered for load step response.
Equation 19 calculates the minimum output capacitance needed to meet the output voltage ripple specification.
Where fsw is the switching frequency, Vripple is the maximum allowable output voltage ripple, and Iripple is the
inductor ripple current. In this case, the target maximum output voltage ripple is 9 mV. Under this requirement,
Equation 19 yields 46 µF.
vertical spacer
'I
COUT ! OUT u
'VOUT
1
f
2S u SW
10
(18)
vertical spacer
Co >
1
´
8 ´ ¦ sw
1
Voripple
Iripple
(19)
Where:
• ΔIOUT is the change in output current
• ΔVOUT is the allowable change in the output voltage
• fsw is the regulators switching frequency
vertical spacer
Equation 20 calculates the maximum combined ESR the output capacitors can have to meet the output voltage
ripple specification and this shows the ESR should be less than 4 mΩ. In this case ceramic capacitors will be
used and the combined ESR of the ceramic capacitors in parallel is much less than 4 mΩ. Capacitors also have
limits to the amount of ripple current they can handle without producing excess heat and failing. An output
capacitor that can support the inductor ripple current must be specified. Capacitor datasheets specify the RMS
(Root Mean Square) value of the maximum ripple current. Equation 21 can be used to calculate the RMS ripple
current the output capacitor needs to support. For this application, Equation 21 yields 660 mA and the ceramic
capacitors used in this design will have a ripple current rating much higher than this.
Voripple
Resr <
Iripple
(20)
vertical spacer
Icorm s =
Vout ´ (Vinm ax - Vout)
12 ´ Vinm ax ´ L1 ´ ¦ sw
(21)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
25
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
X5R and X7R ceramic dielectrics or similar should be selected for power regulator capacitors because they have
a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be
selected with the DC bias and AC voltage derating taken into account. The derated capacitance value of a
ceramic capacitor due to DC voltage bias and AC RMS voltage is usually found on the manufacturer's website.
For this application example, four 47 μF 6.3 V 1206 X5R ceramic capacitors each with 3 mΩ of ESR are used.
The estimated capacitance after derating using the capacitor manufacturer's website is 29 µF each. With 4
parallel capacitors the total effective output capacitance is 116 µF and the ESR is 0.7 mΩ. The effective
capacitance used is less than originally calculated above because testing the real circuit on the bench showed
that less capacitance was required to achieve the desired response.
8.2.2.4 Input Capacitor
The TPS54824 requires input decoupling ceramic capacitors type X5R, X7R or similar from VIN to PGND placed
as close as possible to the IC. A total of at least 4.7 μF of capacitance is required and some applications may
require a bulk capacitance. At least 1 µF of bypass capacitance is recommended near both VIN pins to minimize
the input voltage ripple. A 0.1 µF to 1 µF capacitor must be placed by both VIN pins 2 and 11 to provide high
frequency bypass to reduce the high frequency overshoot and ringing on VIN and SW pins. The voltage rating of
the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple
current rating greater than the maximum RMS input current of the TPS54824. The RMS input current can be
calculated using Equation 22.
For this example design, a ceramic capacitor with at least a 25 V voltage rating is required to support the
maximum input voltage. Two 10 µF 1206 X5R 25 V and two 0.1 μF 0603 X7R 25 V capacitors in parallel has
been selected to be placed on both sides of the IC near both VIN pins to PGND pins. Based on the capacitor
manufacturer's website, the total ceramic input capacitance derates to 7.6 µF at the nominal input voltage of 12
V. A 100 µF bulk capacitance is also used in this circuit to bypass long leads when connected a lab bench top
power supply.
The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be
calculated using Equation 23. The maximum input ripple occurs when operating nearest to 50% duty cycle. Using
the nominal design example values of Ioutmax = 8 A, Cin = 7.6 μF, and fSW = 700 kHz, the input voltage ripple
with the 12 V nominal input is 200 mV and the RMS input ripple current with the 4.5 V minimum input is 3.0 A.
Icirms = Iout ´
Vout
´
Vinmin
(Vinmin
- Vout )
Vinmin
(22)
vertical spacer
'Vin
Vout · Vout
§
u
Iout maxu ¨ 1
Vin ¸¹ Vin
©
Cin u fSW
(23)
8.2.2.5 Output Voltage Resistors Selection
The output voltage is set with a resistor divider created by R8 (RFBT) and R6 (RFBB) from the output node to the
FB pin. It is recommended to use 1% tolerance or better resistors. For this example design, 6.04 kΩ was
selected for R6. Using Equation 24, R8 is calculated as 12.08 kΩ. The nearest standard 1% resistor is 12.1 kΩ.
RFBT
26
§V
RFBB u ¨ OUT
© VREF
·
1¸
¹
(24)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
8.2.2.6 Soft-start Capacitor Selection
The soft-start capacitor determines the amount of time it takes for the output voltage to reach its nominal
programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also
used if the output capacitance is very large and would require large amounts of current to quickly charge the
capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the
TPS54824 reach its current limit or cause the input voltage rail to sag due excessive current draw from the input
power supply. Limiting the output voltage slew rate solves both of these problems. The soft-start capacitor value
can be calculated using Equation 25. For the example circuit, the soft-start time is not critical because the output
capacitor value of 4 x 47 μF does not require much current to charge to 1.8 V. The example circuit has the softstart time set to an arbitrary value of 1 ms which requires a 8.2-nF capacitor.
CSS nF
ISS µA u tSS ms
VREF V
8.3 u t SS ms
(25)
8.2.2.7 Undervoltage Lockout Set Point
The Undervoltage Lockout (UVLO) is adjusted using the external voltage divider network of R2 (RENT) and R9
(RENB). The UVLO has two thresholds; one for power up when the input voltage is rising and one for power-down
or brown outs when the input voltage is falling. For the example design, the supply should turn on and start
switching once the input voltage increases above 4.5 V (UVLO start or enable). After the regulator starts
switching, it should continue to do so until the input voltage falls below 4.0 V (UVLO stop or disable). Equation 2
and Equation 3 can be used to calculate the values for the upper and lower resistor values. For the voltages
specified, the standard resistor value used for R2 is 86.6 kΩ and for R4 is 30.9 kΩ.
8.2.2.8 Bootstrap Capacitor Selection
A 0.1-µF ceramic capacitor must be connected between the BOOT to SW pin for proper operation. A 1 Ω to 5.6
Ω resistor can be added in series with the BOOT capacitor to slow down the turn on of the high-side MOSFET.
This can reduce voltage spikes on the SW node with the trade off of more power loss and lower efficiency.
8.2.2.9 PGOOD Pull-up Resistor
A 100 kΩ resistor is used to pull-up the power good signal when FB conditions are met. The pull-up voltage
source must be less than the 6.5 V absolute maximum of the PGOOD pin.
8.2.2.10 Compensation
There are several methods used to compensate DC - DC regulators. The method presented here is easy to
calculate and ignores the effects of the slope compensation internal to the device. Because the slope
compensation is ignored, the actual cross-over frequency will usually be lower than the cross-over frequency
used in the calculations. This method assumes the cross-over frequency is between the modulator pole and the
ESR zero and the ESR zero is at least 10 times greater the modulator pole. This is the case when using low
ESR output capacitors. Use the WEBENCH® software for more accurate loop compensation. These tools include
a more comprehensive model of the control loop.
To get started, the modulator pole, fpmod, and the ESR zero, fz1 must be calculated using Equation 26 and
Equation 27. For Cout, use a derated value of 116 μF and an ESR of 1 mΩ. Use equations Equation 28 and
Equation 29, to estimate a starting point for the crossover frequency, fco, to design the compensation. For the
example design, fpmod is 6.1 kHz and fzmod is 1370 kHz. Equation 28 is the geometric mean of the modulator
pole and the ESR zero. Equation 29 is the mean of modulator pole and one half the switching frequency.
Equation 28 yields 92 kHz and Equation 29 gives 46 kHz. Use the lower value of Equation 28 or Equation 29 for
an initial crossover frequency. Next, the compensation components are calculated. A resistor in series with a
capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the
compensating pole.
Ioutmax
¦p mod =
2 × p × Vout × Cout
(26)
vertical spacer
¦ z mod =
1
2 ´ p ´ Resr × Cout
(27)
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
27
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
vertical spacer
fco =
f p mod ´ f z mod
(28)
vertical spacer
fco =
f p mod ´
f sw
2
(29)
To determine the compensation resistor, R5, use Equation 30. R5 is calculated to be 5.71 kΩ and the closest
standard value 5.76 kΩ. Use Equation 31 to set the compensation zero to the modulator pole frequency.
Equation 31 yields 4500 pF for compensating capacitor C18 and the closest standard value is 4700 pF.
§ 2 u S u fCO u COUT · §
·
VOUT
RCOMP ¨
¸u¨
¸
gmPS
©
¹ © VREF u gmEA ¹
(30)
Where:
• Power stage transconductance, gmPS = 16 A/V
• VOUT = 1.8 V
• VREF = 0.6 V
• Error amplifier transconductance, gmEA = 1100 µA/V
1
CCOMP
2 u S u RCOMP u fPMOD
(31)
A compensation pole is implemented using an additional capacitor C17 in parallel with the series combination of
R5 and C18. This capacitor is recommended to help filter any noise that may couple to the COMP voltage signal.
Use the larger value of Equation 32 and Equation 33 to calculate the C17 and to set the compensation pole. C17
is calculated to be the largest of 20 pF and 79 pF. The closest standard value is 82 pF.
COUT u RESR
CHF
RCOMP
(32)
vertical spacer
CHF
1
S u RCOMP u fSW
(33)
Type III compensation can be used by adding the feed forward capacitor C19 in parallel with the upper feedback
resistor. Type III compensation adds phase boost above what is possible from type II compensation because it
places an additional zero/pole pair. The zero/pole pair is not independent. As a result once the zero location is
chosen, the pole is fixed as well. The zero is placed at 1/2 the fSW by calculating the value of C19 with
Equation 34. The calculated value is 37 pF and the closest standard value is 39 pF. It is possible to use larger
feed forward capacitors to further improve the transient response but care should be taken to ensure there is a
minimum of -10 dB gain margin at 1/2 the fSW in all operating conditions. The feed forward capacitor injects noise
on the output into the FB pin and this added noise can result in more jitter at the switching node. To little gain
margin can cause a repeated wide and narrow pulse behavior. This example design does not use the optional
feedforward capacitor.
1
CFF
S u RFBT u fSW
(34)
The initial compensation based on these calculations is R5 = 5.76 kΩ, C18 = 4700 pF, C17 = 82 pF and C19 =
39 pF. These values yield a stable design but after testing the real circuit these values were changed to target a
higher crossover frequency to improve transient response performance. The crossover frequency is increased by
increasing the value of R5 and decreasing the value of the compensation capacitors. The final values used in
this example are R5 = 9.53 kΩ, C18 = 2200 pF, C17 = 27 pF and C19 = 100 pF.
28
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
8.2.3 Application Curves
95
90
90
80
85
70
Efficiency (%)
100
Efficiency (%)
100
80
75
70
65
60
50
40
30
60
20
VIN = 5 V
VIN = 12 V
55
50
0.0
1.0
2.0
TJ = 25°C
3.0
4.0
5.0
Output Current (A)
6.0
7.0
VIN = 5 V
VIN = 12 V
10
0
0.001 0.002
8.0
D025
VOUT = 1.8 V
fSW = 700 kHz
TJ = 25°C
Figure 33. Efficiency
0.5
0.5
0.4
0.4
0.3
0.3
0.2
0.1
0
-0.1
-0.2
-0.3
VOUT = 1.8 V
1
D026
fSW = 700 kHz
0.2
0.1
0
-0.1
-0.2
-0.3
VIN = 5 V
VIN = 12 V
-0.4
IOUT = 0 A
IOUT = 4 A
IOUT = 8 A
-0.4
-0.5
-0.5
0
1
2
TJ = 25°C
3
4
5
Output Current (A)
6
VOUT = 1.8 V
7
8
4
5
6
7
D027
fSW = 700 kHz
TJ = 25°C
80
60
50
150
40
120
30
90
20
60
10
30
0
0
-10
-30
-20
-60
-30
9 10 11 12 13 14 15 16 17
Output Current (A)
D028
VOUT = 1.8 V
fSW = 700 kHz
Figure 36. Line Regulation
240
Gain
210
Phase
180
70
8
Phase (Degree)
Figure 35. Load Regulation
Load Regulation (%)
0.2 0.3 0.5
Figure 34. Efficiency (Log Scale)
Line Regulation (%)
Load Regulation (%)
0.005 0.01 0.02
0.05 0.1
Output Current (A)
-90
-40
100 200
500 1000
VIN = 12 V
10000
Output Current (A)
100000
VOUT = 1.8 V
-120
1000000
D029
IOUT = 4 A
VIN = 12 V
VOUT = 1.8 V
Figure 38. Transient Response
Figure 37. Loop Response
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
29
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
VIN = 12 V
VOUT = 1.8 V
www.ti.com
IOUT = 0 A
VIN = 12 V
Figure 39. Output Ripple, No Load
VIN = 12 V
VOUT = 1.8 V
IOUT = 0 A
VIN = 12 V
VOUT = 1.8 V
IOUT = 8 A
Figure 42. Input Voltage Ripple, Full Load
RLOAD = 1 Ω
Figure 43. VIN Startup
30
IOUT = 8 A
Figure 40. Output Ripple, Full Load
Figure 41. Input Voltage Ripple, No Load
RLOAD = 1 Ω
VOUT = 1.8 V
Figure 44. EN Startup
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
RLOAD = 1 Ω
VIN = 12 V
RLOAD = 1 Ω
Figure 45. VIN Shutdown
Figure 46. EN Shutdown
VIN = 12 V
VIN = 12 V
Figure 47. EN Startup with Pre-biased Output
VIN = 12 V
IOUT = short
IOUT = short
Figure 48. Output Short Circuit Response
VIN = 12 V
IOUT = short
removed
Figure 49. Hiccup Mode Current Limit
Figure 50. Hiccup Mode Recovery
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
31
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
9 Power Supply Recommendations
The TPS54824 is designed to be powered by a well regulated dc voltage between 4.5 and 17 V. The TPS54824
is a buck converter so the input supply voltage must be greater than the desired output voltage to regulate the
output voltage to the desired value. If the input supply voltage is not high enough the output voltage will begin to
drop. Input supply current must be appropriate for the desired output current.
10 Layout
10.1 Layout Guidelines
•
•
•
•
•
•
•
•
•
•
•
VIN and PGND traces should be as wide as possible to reduce trace impedance and improve heat
dissipation.
At least 1 µF of input capacitance is required on both VIN pins of the IC and must be placed as close as
possible to the IC. The input capacitors must connect directly to the adjacent PGND pins.
It is recommended to use a ground plane directly below the IC to connect the PGND pins on both sides of the
IC together.
The PGND trace between the output capacitor and the PGND pin should be as wide as possible to minimize
its trace impedance.
Provide sufficient vias for the input capacitor and output capacitor.
Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
A separate VOUT path should be connected to the upper feedback resistor.
Voltage feedback loop should be placed away from the high-voltage switching trace. It is preferable to use
ground copper near it as a shield.
The trace connected to the FB node should be as small as possible to avoid noise coupling.
Place components connected to the RT/CLK, FB, COMP and SS/TRK pins as close to the IC as possible and
minimize traces connected to these pins to avoid noise coupling.
AGND must be connected to PGND on the PCB. Connect AGND to PGND in a region away from switching
currents.
10.2 Layout Example
Figure 51 through Figure 54 shows an example PCB layout and the following list provides a description of each
layer.
• The top layer has all components and the main traces for VIN, SW, VOUT and PGND. Both VIN pins are
bypassed with two input capacitors placed as close as possible to the IC and are connected directly to the
adjacent PGND pins. Multiple vias are placed near the input and output capacitors. The AGND trace is
connected to PGND with a wide trace away from the input capacitors to minimize switching noise.
• Midlayer 1 has a solid PGND plane to connect the PGND pins on both sides of the IC together with the
shortest path possible and to aid with thermal performance.
• Midlayer 2 has a wide trace connecting both VIN pins of the IC. It is also used to route the BOOT pin to the
BOOT-SW capacitor (CBT). It also has a parallel trace for VOUT to minimize trace resistance. The rest of this
layer is covered with PGND.
• The bottom layer has the trace connecting the FB resistor divider to VOUT at the point of regulation. PGND is
filled into the rest of this layer to aid with thermal performance.
32
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
Layout Example (continued)
Figure 51. TPS54824 Layout Top
Figure 52. TPS54824 Layout Midlayer 1
Figure 53. TPS54824 Layout Midlayer 2
Figure 54. TPS54824 Layout Bottom
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
33
TPS54824
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
www.ti.com
10.3 Alternate Layout Example
Figure 55 through Figure 58 shows an alternate example PCB layout with unsymmetrical placement of the input
capacitors and output capacitors. Both VIN pins are still bypassed to their adjacent PGND pins with an input
capacitor placed as close as possible to the IC. When using this alternate layout, CI2 should be increased to 1
µF.
Solid PGND plane below the IC
to connect PGND pins. Do not
cut this connection with other
traces.
34
Figure 55. TPS54824 Alternate Layout Top
Figure 56. TPS54824 Alternate Layout Midlayer 1
Figure 57. TPS54824 Alternate Layout Midlayer 2
Figure 58. TPS54824 Alternate Layout Bottom
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
TPS54824
www.ti.com
SLVSDC9B – NOVEMBER 2016 – REVISED NOVEMBER 2019
11 Device and Documentation Support
11.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.2 Community Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
11.3 Trademarks
HotRod, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
11.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2016–2019, Texas Instruments Incorporated
Product Folder Links: TPS54824
35
PACKAGE OPTION ADDENDUM
www.ti.com
17-Oct-2019
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
TPS54824RNVR
ACTIVE
VQFN-HR
RNV
18
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 150
54824
TPS54824RNVT
ACTIVE
VQFN-HR
RNV
18
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 150
54824
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
17-Oct-2019
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
17-Oct-2019
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TPS54824RNVR
VQFNHR
RNV
18
3000
330.0
12.4
3.75
3.75
1.15
8.0
12.0
Q1
TPS54824RNVT
VQFNHR
RNV
18
250
180.0
12.4
3.75
3.75
1.15
8.0
12.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
17-Oct-2019
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS54824RNVR
VQFN-HR
RNV
18
3000
367.0
367.0
35.0
TPS54824RNVT
VQFN-HR
RNV
18
250
210.0
185.0
35.0
Pack Materials-Page 2
PACKAGE OUTLINE
RNV0018B
VQFN-HR - 1 mm max height
SCALE 3.200
PLASTIC QUAD FLATPACK - NO LEAD
3.6
3.4
B
A
PIN 1 INDEX AREA
3.6
3.4
C
1 MAX
SEATING PLANE
(0.2)
PINS 6,7 & 13-18
0.08 C
0.65
0.05
0.00
SYMM
2X
8X
0.25
0.15
1.0
0.9
(0.1)
PINS 1-5
& 8-12
7
6
8
5
4X 0.55
8X
2X 0.65
PKG
0.35
0.25
0.1
0.05
C B A
C
2X
2.55
2.45
2X
0.95
12
1
2X 0.6
7X
4X
0.45
0.35
2X
0.45
0.35
0.1
0.05
C B A
C
13
18
0.45
0.35
2X
3X
0.5
0.55
0.45
0.3
0.2
0.1
0.05
C B A
C
2X 1.375
1.5
4223147/A 09/2016
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
www.ti.com
EXAMPLE BOARD LAYOUT
RNV0018B
VQFN-HR - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
2X (1.65)
3X (0.5)
2X (1.375)
2X (0.5)
(0.25)
18
13
(1.65)
8X (0.6)
2X (0.3)
1
4X (0.25)
12
2X (0.95)
2X (0.35)
PKG
2X (0.4)
11
2
0.000
2X (0.3)
(0.6)
2X
(2.7)
2X (0.85)
8
2X (1.4)
5
6X (0.3)
8X (1.15)
6
7
(R0.05) TYP
2X (0.2)
2X (0.325)
8X (1.375)
SYMM
LAND PATTERN EXAMPLE
SCALE:20X
0.05 MAX
ALL AROUND
METAL
SOLDER MASK
OPENING
0.05 MIN
ALL AROUND
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
PADS 2-11, 13 & 18
NON SOLDER MASK
DEFINED
PADS 1, 12 & 14-17
SOLDER MASK DETAILS
4223147/A 09/2016
NOTES: (continued)
3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
5. If any vias are implemented, it is recommended that vias under paste to be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
RNV0018B
VQFN-HR - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
2X (1.65)
3X (0.5)
2X (1.375)
2X (0.475)
(0.25)
18
13
SOLDER MASK
OPENING
TYP
8X (0.57)
(1.65)
2X (0.3)
(R0.05) TYP
4X (0.25)
1
SOLDER MASK
EDGE
TYP
2X (0.95)
6X (0.2)
12
2X (0.36)
2X (0.35)
PKG
11
2
(0.365)
6X
(0.77)
0.000
2X (0.3)
(0.6)
2X (0.85)
2X (1.4)
8
5
6X (0.3)
(1.565)
8X (1.15)
EXPOSED METAL
TYP
(0.325) TYP
6
METAL UNDER
SOLDER MASK
TYP
7
8X (1.375)
SYMM
SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
PADS 6 & 7: 85.6% - PADS 2, 11, 13 & 18: 90%
SCALE:30X
4223147/A 09/2016
NOTES: (continued)
6. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertising