Texas Instruments | TPSM8281x 2.75-V to 6-V Adjustable-Frequency Step-Down Converter with Integrated Inductor | Datasheet | Texas Instruments TPSM8281x 2.75-V to 6-V Adjustable-Frequency Step-Down Converter with Integrated Inductor Datasheet

Texas Instruments TPSM8281x 2.75-V to 6-V Adjustable-Frequency Step-Down Converter with Integrated Inductor Datasheet
Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
1 Features
3 Description
•
•
•
•
•
•
•
•
TPSM8281x is a family of pin-to-pin 3-A and 4-A high
efficiency and easy to use synchronous step-down
DC/DC converters. They are based on a peak current
mode control topology. They are designed for
Telecommunication, Test and Measurement and
Medical applications with high power density and
ease of use requirements. Low resistive switches
allow up to 4-A continuous output current at high
ambient temperature. The switching frequency is
externally adjustable from 1.8 MHz to 4 MHz and can
also be synchronized to an external clock in the same
frequency range. In PWM/PFM mode, TPSM8281x
automatically enters Power Save Mode at light loads
to maintain high efficiency across the whole load
range. TPSM8281x provides a 1% output voltage
accuracy in PWM mode which helps design a power
supply with high output voltage accuracy. The SS/TR
pin allows setting the start-up time or forming tracking
of the output voltage to an external source. This
allows external sequencing of different supply rails
and limiting the inrush current during start-up.
1
•
•
•
•
•
Input voltage range: 2.75 V to 6 V
3-A and 4-A versions
Quiescent current 15-µA typical
Output voltage from 0.6 V to 5.5 V
Output voltage accuracy ±1% (PWM operation)
Adjustable soft-start
Forced PWM or PWM/PFM operation
Adjustable switching frequency of
1.8 MHz to 4 MHz
Precise ENABLE input allows
– User-defined undervoltage lockout
– Exact sequencing
100% duty cycle mode
Active output discharge
Spread spectrum clocking - optional
Power good output with window comparator
2 Applications
•
•
•
•
•
The TPSM8281x is available as an adjustable
version, packaged in a 3-mm x 4-mm µSil module
with integrated inductor.
Macro BTS and cloud RAN
Microwave transmission system and backhaul
Instrumentation
Patient monitoring and diagnostics
Optical networking
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
TPSM82810
µSil
3-mm x 4-mm
TPSM82813
µSil
3-mm x 4-mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Schematic
Efficiency vs Output Current; VOUT = 3.3 V;
PWM/PFM; fS = 2.25 MHz
TPSM82810
VIN
V OUT
2.75 V - 6 V
VIN
VOUT
C IN
100
R1
22 PF
EN
95
CFF
90
FB
85
MODE/SYNC
R2
R3
COMP/FSET
RCF
SS/TR
CS S
PG
GND
Copyright © 2019, Texas Instruments Incorporated
47 PF
Efficiency (%)
COUT
80
75
70
65
60
VIN = 4.0 V
VIN = 5.0 V
VIN = 6.0 V
55
50
100P
1m
10m
100m
Output Current (A)
1
4
D002
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. ADVANCE INFORMATION for pre-production products; subject to
change without notice.
ADVANCE INFORMATION
TPSM8281x 2.75-V to 6-V Adjustable-Frequency Step-Down Converter with Integrated
Inductor
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
4
7.1
7.2
7.3
7.4
7.5
7.6
4
5
5
5
5
7
Absolute Maximum Ratings ......................................
ESD Ratings ............................................................
Recommended Operating Conditions.......................
Thermal Information .................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
8
Parameter Measurement Information .................. 8
9
Detailed Description .............................................. 9
10 Application and Implementation........................ 14
10.1
10.2
10.3
10.4
14
15
28
30
11 Power Supply Recommendations ..................... 31
12 Layout................................................................... 31
12.1 Layout Guidelines ................................................. 31
12.2 Layout Example .................................................... 31
13 Device and Documentation Support ................. 32
13.1
13.2
13.3
13.4
13.5
13.6
13.7
13.8
8.1 Schematic ................................................................. 8
ADVANCE INFORMATION
9.1
9.2
9.3
9.4
Application Information..........................................
Typical Application ...............................................
System Examples .................................................
Do's and Don'ts (Recommended) .........................
Overview ................................................................... 9
Functional Block Diagram ......................................... 9
Feature Description................................................. 10
Device Functional Modes........................................ 12
Device Support......................................................
Documentation Support ........................................
Related Links ........................................................
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
32
32
32
32
32
32
32
32
14 Mechanical, Packaging, and Orderable
Information ........................................................... 33
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
2
DATE
REVISION
NOTES
September 2019
*
Advance Information release.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
5 Device Comparison Table
FEATURES
OUTPUT VOLTAGE
TPSM82810SIL
4 A output current
spread spectrum clocking = OFF
adjustable
TPSM82810SSIL
4 A output current
spread spectrum clocking = ON
adjustable
TPSM82813SIL
3 A output current
spread spectrum clocking = OFF
adjustable
TPSM82813SSIL
3 A output current
spread spectrum clocking = ON
adjustable
ADVANCE INFORMATION
DEVICE NUMBER
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
3
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
6 Pin Configuration and Functions
µSil Package
14 Pin (µSil)
Top View
TOP VIEW
COMP
/FSET
FB
GND 14
GND 13
11
VIN 12
VIN
EN
2
PG
3
6
6
GND
GND
7
FB
VOUT
5
VOUT
5
9
GND 14
12
VIN 11
VIN
4
8
GND 13
MODE
/SYNC
VIN
1
7
MODE
/SYNC
GND
BOTTOM VIEW
8
COMP
/FSET
SS/TR
9
SS/TR
10
4
PG
3
EN
2
10
GND
VIN
1
Pin Functions
PIN
NAME
NO.
I/O
DESCRIPTION
ADVANCE INFORMATION
EN
2
I
This is the enable pin of the device. Connect to logic low to disable the device. Pull high to
enable the device. Do not leave this pin unconnected.
FB
7
I
Voltage feedback input, connect the resistive output voltage divider to this pin.
GND
6, 10, 13, 14
Ground pin
MODE/SYNC
4
I
The device runs in PFM/PWM mode when this pin is pulled low. When the pin is pulled high,
the device runs in forced PWM mode. Do not leave this pin unconnected. The mode pin can
also be used to synchronize the device to an external frequency. See the electrical
characteristics for the detailed specification for the digital signal applied to this pin for
external synchronization.
COMP/FSET
9
I
Device compensation and frequency set input. A resistor from this pin to GND defines the
compensation of the control loop as well as the switching frequency if not externally
synchronized. If the pin is tied to GND or VIN, the switching frequency is set to 2.25MHz. Do
not leave this pin unconnected.
PG
3
O
Open drain power good output. Low impedance when not "power good", high impedance
when "power good". This pin can be left open or tied to GND if not used.
SS/TR
8
I
Soft-Start / Tracking pin. A capacitor connected from this pin to GND defines the rise time for
the internal reference voltage. The pin can also be used as an input for tracking and
sequencing - see the application section in this data sheet.
VOUT
5
VIN
1, 11, 12
Output voltage pin. This pin is internally connected to the integrated inductor.
Power supply input. Connect the input capacitor as close as possible between pin VIN and
GND.
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
Pin voltage range (1)
Pin voltage range (1)
MIN
MAX
VIN
-0.3
6.5
V
VOUT
-0.3
6.5
V
FB
-0.3
4
V
PG, SS/TR, COMP/FSET
-0.3
VIN+0.3
V
EN, MODE/SYNC
-0.3
6.5
V
-40
125
°C
Storage temperature, Tstg
(1)
4
UNIT
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
7.2 ESD Ratings
VALUE
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001
V(ESD)
(1)
(2)
Charged device model (CDM), per JEDEC specification
JESD22- V
C101 (2)
Electrostatic discharge
UNIT
±2000
(1)
V
±500
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
NOM
MAX
UNIT
Supply voltage range
2.75
6
V
VOUT
Output voltage range
0.6
5.5
V
470
µF
4.5
100
kΩ
(1)
COUT
Effective output capacitance
CIN
Effective input capacitance (1)
RFSET
27
47
5
10
µF
TJ
Operating junction temperature
-40
150
°C
Tind
Operating inductor temperature
-40
125
°C
(1)
ADVANCE INFORMATION
MIN
VIN
The values given for all the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias
effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the
manufacturer´s DC bias curves for the effective capacitance vs DC voltage applied. Further restrictions may apply. Please see the
feature description for COMP/FSET about the output capacitance vs compensation setting and output voltage.
7.4 Thermal Information
TPS82810
THERMAL METRIC (1)
µSil
UNIT
14 PINS
RθJA
Junction-to-ambient thermal resistance
67.5
°C/W
ψJB
Junction-to-board characterization parameter
19.2
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
7.5 Electrical Characteristics
over operating junction temperature (TJ = -40 °C to +125 °C) and VIN = 2.7 V to 6 V. Typical values at VIN = 5 V and TJ = 25
°C. (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
SUPPLY
IQ
Operating Quiescent Current
EN = high, IOUT= 0 mA, Device not switching,
TJ= 125 °C
IQ
Operating Quiescent Current
EN = high, IOUT= 0 mA, Device not switching
ISD
Shutdown Current
EN = 0 V, at TJ= 125 °C
ISD
Shutdown Current
EN = 0 V, Nominal value at TJ= 25 °C,
Max value at TJ= 150 °C
VUVLO
Undervoltage Lockout
Threshold
TSD
Thermal Shutdown
Temperature
21
µA
30
µA
18
µA
1.5
26
µA
15
Rising Input Voltage
2.5
2.6
2.75
V
Falling Input Voltage
2.25
2.5
2.6
V
Rising Junction Temperature
170
Thermal Shutdown Hysteresis
°C
15
CONTROL (EN, SS/TR, PG, MODE)
VIH
High Level Input Voltage for
MODE Pin
VIL
Low Level Input Voltage for
MODE Pin
fSYNC
Frequency Range on MODE
Pin for Synchronization
1.1
V
0.3
requires a resistor from COMP/FSET to GND, see
application section
1.8
4
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
V
MHz
5
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
Electrical Characteristics (continued)
over operating junction temperature (TJ = -40 °C to +125 °C) and VIN = 2.7 V to 6 V. Typical values at VIN = 5 V and TJ = 25
°C. (unless otherwise noted)
PARAMETER
TEST CONDITIONS
Duty Cycle of
Synchronization Signal at
MODE Pin
MIN
TYP
MAX
40%
50%
60%
Time to Lock to External
Frequency
50
UNIT
µs
VIH
Input Threshold Voltage for
EN pin; Rising Edge
1.06
1.1
1.15
V
VIL
Input Threshold Voltage for
EN pin; Falling Edge
0.96
1.0
1.05
V
ILKG
Input Leakage Current for
EN, MODE/SYNC
150
nA
2.5
kΩ
VIH = VIN or VIL= GND
Resistance from COMP/FSET
internal frequency setting with f = 2.25 MHz
to GND for Logic Low
0
ADVANCE INFORMATION
voltage on COMP/FSET for
logic high
internal frequency setting with f = 2.25 MHz
UVP Power Good Threshold
Voltage; dc Level
Rising (%VFB)
92%
95%
98%
UVP Power Good Threshold
Voltage; dc Level
Falling (%VFB)
87%
90%
93%
OVP Power Good Threshold;
dc Level
Rising (%VFB)
107%
110%
113%
OVP Power Good Threshold;
dc Level
Falling (%VFB)
104%
107%
111%
Power Good De-glitch Time
for a high level to low level transition on power good
VOL_PG
Power Good Output Low
Voltage
IPG = 2 mA
ILKG_PG
Input Leakage Current (PG)
VPG = 5 V
ISS/TR
SS/TR Pin Source Current
VTH_PG
VIN
V
40
0.07
2.1
2.5
Tracking Gain
VFB / VSS/TR for nominal VFB = 0.6 V
Tracking Offset
feedback voltage with VSS/TR = 0 V for nominal VFB = 0.6 V
17
µs
0.3
V
100
nA
2.8
µA
1
mV
POWER SWITCH
RDS(ON)
High-Side MOSFET ONResistance
VIN ≥ 5 V
37
60
mΩ
RDS(ON)
Low-Side MOSFET ONResistance
VIN ≥ 5 V
15
35
mΩ
High-Side MOSFET leakage
current
TJ = 85 °C; VIN = 6 V; V(SW) = 0 V
1.5
µA
High-Side MOSFET leakage
current
VIN = 6 V; V(SW) = 0 Vhigh-side MOSFET leakage current
at TJ = 85°C
30
µA
Low-Side MOSFET leakage
current
TJ = 85 °C; V(SW) = 6 V
3
µA
Low-Side MOSFET leakage
current
V(SW) = 6 Vlow-side MOSFET leakage current at TJ =
85°C
55
µA
SW leakage
V(SW) = 0.6 V; current into SW pin
30
µA
RDP
Dropout resistance
100% mode. VIN = 3.3, TJ =
85°C
50
80
mΩ
ILIMH
High-Side MOSFET Current
Limit
dc value, for TPSM82810; VIN = 3 V to 6 V
4.8
5.6
6.55
A
ILIMH
High-Side MOSFET Current
Limit
dc value, for TPSM82813; VIN = 3V to 6 V
3.9
4.5
5.25
A
ILIMNEG
Negative Current Limit
dc value
fS
PWM Switching Frequency
Range
see the fset function about setting the switching frequency
fS
PWM Switching Frequency
PWM Switching Frequency
Tolerance
6
-0.025
-1.8
A
1.8
2.25
4
MHz
with COMP/FSET tied to VIN or GND
2.025
2.25
2.475
MHz
using a resistor from COMP/FSET to GND, fs = 1.8 MHz to
< 3 MHz
-19%
Submit Documentation Feedback
18%
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
Electrical Characteristics (continued)
over operating junction temperature (TJ = -40 °C to +125 °C) and VIN = 2.7 V to 6 V. Typical values at VIN = 5 V and TJ = 25
°C. (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
PWM Switching Frequency
Tolerance
using a resistor from COMP/FSET to GND, fs = 3 MHz to 4
MHz
TYP
-19%
ton,min
Minimum on-time of HS FET
TJ = -40 °C to 125 °C, VIN = 3.3 V
50
ton,min
Minimum on-time of LS FET
VIN = 3.3 V
30
MAX
UNIT
16%
75
ns
ns
OUTPUT
Feedback Voltage
ILKG_FB
Input Leakage Current (FB)
VFB
1
V
70
VIN ≥ VOUT + 1 V
PWM mode
-1%
1%
VIN ≥ VOUT + 1 V;
VOUT ≥ 1.5 V
PFM mode;
Co,eff ≥ 22 µF
-1%
2%
1 V ≤ VOUT < 1.5 V
PFM mode;
Co,eff ≥ 47 µF
-1%
2.5%
Feedback Voltage Accuracy
with Voltage Tracking
VIN ≥ VOUT + 1 V;
VSS/TR = 0.3 V
PWM mode
-1%
7%
Load Regulation
PWM mode operation
0.05
Line Regulation
PWM mode operation, IOUT= 1 A, VIN ≥ VOUT + 1 V
0.02
Feedback Voltage Accuracy
VFB
0.6
VFB = 0.6 V
Output Discharge Resistance
tdelay
Start-up Delay Time
IOUT = 0 mA, Time from EN=high to start switching; VIN
applied already
tdelay
Start-up Delay Time
IOUT = 0 mA, Time from EN=high to start switching; VIN
applied already; VIN ≥ 3.1 V
tramp
Ramp time; SS/TR Pin Open
IOUT = 0 mA, Time from first switching pulse until 95% of
nominal output voltage; device not in current limit
135
200
nA
%/A
ADVANCE INFORMATION
VFB
%/V
50
Ω
450
µs
420
100
150
200
µs
80
76
72
68
64
60
56
52
48
44
40
36
32
28
24
20
-40
50
VIN
VIN
VIN
VIN
VIN
=
=
=
=
=
2.7V
3.3V
4.0V
5.0V
6.0V
46
42
38
Rds(on) (m:)
Rds(on) (m:)
7.6 Typical Characteristics
VIN
VIN
VIN
VIN
VIN
=
=
=
=
=
2.7V
3.3V
4.0V
5.0V
6.0V
34
30
26
22
18
14
25
85
Junction Temperature (°C)
125
Figure 1. Rds(on) of High Side Switch
10
-40
150
25
85
Junction Temperature (°C)
D002
125
150
D002
Figure 2. Rds(on) of Low Side Switch
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
7
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
8 Parameter Measurement Information
8.1 Schematic
VIN
TPSM82810
V OUT
2.75 V - 6 V
VIN
VOUT
C IN
R1
22 PF
EN
CFF
FB
COUT
MODE/SYNC
R2
R3
3 x 22 PF
COMP/FSET
RCF
SS/TR
CSS
PG
GND
Copyright © 2019, Texas Instruments Incorporated
Figure 3. Measurement Setup for TPSM82810 and TPSM82813
ADVANCE INFORMATION
Table 1. List of Components
Reference
(1)
8
Description
Manufacturer
(1)
IC
TPSM82810 or TPSM82813
Texas Instruments
CIN
22 µF / 10 V; GRM21BD71A226ME44
Murata
COUT
3 x 22 µF / 10 V; GRM21BD71A226ME44
Murata
CSS
10 nF (equal to 1ms start-up ramp); GCM155R71H103KA55D
any
RCF
8,06 kΩ
any
CFF
10 pF
any
R1
Depending on VOUT
any
R2
Depending on VOUT
any
R3
100kΩ
any
See the Third-party Products Disclaimer
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
9 Detailed Description
9.1 Overview
The devices support forced fixed frequency PWM operation with the MODE pin tied to a logic high level. The
frequency is defined as either 2.25 MHz internally fixed when COMP/FSET is tied to GND or VIN or in a range of
1.8 MHz to 4 MHz defined by a resistor from COMP/FSET to GND. Alternatively, the devices can be
synchronized to an external clock signal in a range from 1.8 MHz to 4 MHz, applied to the MODE pin with no
need for additional passive components. External synchronization is only possible if a resistor from COMP/FSET
to GND is used. If COMP/FSET is directly tied to GND or VIN, TPSM8281x can not be synchronized externally.
An internal PLL allows to change from internal clock to external clock during operation. The synchronization to
the external clock is done on a falling edge of the clock applied at MODE to the rising edge on the SW pin. This
allows a roughly 180° phase shift when the SW pin is used to generate the synchronization signal for a second
converter. When the MODE pin is set to a logic low level, the device operates in power save mode (PFM) at low
output current and automatically transfers to fixed frequency PWM mode at higher output current. In PFM mode,
the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output
current.
9.2 Functional Block Diagram
VIN
VOUT
Bias
Regulator
Gate Drive and Control
Ipeak
+
±
Izero
±
+
EN
MODE
gm
PG
Device
Control
Bandgap
Os cillator
GND
+
-
FB
SS/TR
COMP/FSET
Thermal
Shutdown
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
9
ADVANCE INFORMATION
The TPSM8281x synchronous switch mode DC/DC converters modules are based on a peak current mode
control topology. The control loop is internally compensated. In order to optimize the bandwidth of the control
loop to the wide range of output capacitance that can be used with TPSM8281x, one of 3 internal compensation
settings can be selected. See COMP/FSET. The compensation setting is selected either by a resistor from
COMP/FSET to GND, or by the logic state of this pin. The regulation network achieves fast and stable operation
with small external components and low ESR ceramic output capacitors. The device can be operated without
feed forward capacitor on the output voltage divider, however using a typically 10 pF feed forward capacitor
improves transient response.
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
9.3 Feature Description
9.3.1 Precise Enable
The voltage applied at the Enable pin of the TPSM8281x is compared to a fixed threshold of 1.1 V for a rising
voltage. This allows to drive the pin by a slowly changing voltage and enables the use of an external RC network
to achieve a power-up delay.
The Precise Enable input provides a user programmable undervoltage lockout by adding a resistor divider to the
input of the Enable pin.
The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The
TPSM8281x starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be
terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown, with a shutdown
current of typically 1 μA. In this mode, the internal high side and low side MOSFETs are turned off and the entire
internal control circuitry is switched off.
9.3.2 COMP/FSET
ADVANCE INFORMATION
This pin allows to set two different parameters independently:
• internal compensation settings for the control loop (3 settings available)
• the switching frequency in PWM mode from 1.8 MHz to 4 MHz
A resistor from COMP/FSET to GND changes the compensation as well as the switching frequency. The change
in compensation allows to adapt the device to different values of output capacitance. The resistor should be
placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is
sampled at start-up of the converter, so a change in the resistor during operation only has an effect on the
switching frequency but not on the compensation.
In order to save external components, the pin can also be directly tied to VIN or GND to set a pre-defined
switching frequency / compensation. Do not leave the pin floating.
The switching frequency has to be selected based on the input voltage and the output voltage to meet the
specifications for the minimum on-time and minimum off-time.
Example: VIN = 5 V, VOUT = 1 V --> duty cycle (DC) = 1 V / 5 V = 0.2
• with ton = DC * T --> ton,min = 1/fs,max * DC
• --> fs,max = 1/ton,min * DC = 1/0.075 µs * 0.2 = 2.67 MHz
The compensation range has to be chosen based on the minimum capacitance used. The capacitance can be
increased from the minimum value as given in Table 2 up to the maximum of 470 µF in all of the 3 compensation
ranges. If the capacitance of an output changes during operation, e.g. when load switches are used to connect or
disconnect parts of the circuitry, the compensation has to be chosen for the minimum capacitance on the output.
With large output capacitance, the compensation should be done based on that large capacitance to get the best
load transient response. Compensating for large output capacitance but placing less capacitance on the output
may lead to instability.
The switching frequency for the different compensation setting is determined by the following equations.
For compensation (comp) setting 1:
Space
RCF (k W) =
18MHz × k W
fS ( MHz )
(1)
For compensation (comp) setting 2:
Space
RCF (k W) =
60 MHz × k W
fS ( MHz )
(2)
Space
For compensation (comp) setting 3:
10
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
Feature Description (continued)
Space
RCF (k W) =
180 MHz × k W
fS ( MHz )
(3)
Compensation
RCF
Switching Frequency
Minimum Output
Capacitance
for VOUT < 1 V
Minimum Output
Capacitance
for 1 V ≤ VOUT < 3.3 V
Minimum Output
Capacitance
for VOUT ≥ 3.3 V
for smallest output
capacitance
(comp setting 1)
10 kΩ ... 4.5 kΩ
1.8 MHz (10 kΩ) ... 4 MHz (4.5 kΩ)
according to Equation 1
53 µF
32 µF
27 µF
for medium output
capacitance
(comp setting 2)
33 kΩ ... 15 kΩ
1.8 MHz (33 kΩ) ... 4 MHz (15 kΩ)
according to
100 µF
60 µF
50 µF
for large output
capacitance
(comp setting 3)
100 kΩ ... 45 kΩ
1.8 MHz (100 kΩ) ... 4 MHz (45 kΩ)
according to Equation 3
200 µF
120 µF
100 µF
for smallest output
capacitance
(comp setting 1)
tied to GND
internally fixed 2.25 MHz
53 µF
32 µF
27 µF
for large output
capacitance
(comp setting 3)
tied to VIN
internally fixed 2.25 MHz
200 µF
120 µF
100 µF
Refer to Output Capacitor for further details on the output capacitance required depending on the output voltage.
A too high resistor value for RCF is decoded as "tied to VIN", a value below the lowest range as "tied to GND".
The minimum output capacitance in Table 2 and is for capacitors close to the output of the device. If the
capacitance is distributed, a lower compensation setting may be required.
9.3.3 MODE / SYNC
When MODE/SYNC is set low, the device operates in PWM or PFM mode depending on the output current. The
MODE/SYNC pin allows to force PWM mode when set high. The pin also allows to apply an external clock in a
frequency range from 1.8 MHz to 4 MHz for external synchronization. Similar to COMP/FSET, the specifications
for the minimum on-time and minimum off-time has to be observed when setting the external frequency. For use
with external synchronization on the MODE/SYNC pin, the internal switching frequency should be set by RCF to a
similar value than the externally applied clock. This ensures that, if the external clock fails, the switching
frequency stays in the same range and the compensation settings are still valid. When there is no resistor from
COMP/FSET to GND but the pin is pulled high or low, external synchronization is not possible.
9.3.4 Spread Spectrum Clocking (SSC); optional
The device offers spread spectrum clocking as an option. For the devices that have SSC enabled, the switching
frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is
typically between the nominal switching frequency and up to 288kHz above the nominal switching frequency.
When the device is externally synchronized by applying a clock signal to the MODE/SYNC pin, TPSM8281x
follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during softstart.
9.3.5 Undervoltage Lockout (UVLO)
If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the
power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the
input voltage trips below the threshold for a falling supply voltage.
9.3.6 Power Good Output (PG)
Power good is an open drain output driven by a window comparator. PG is held low when the device is disabled,
in undervoltage lockout and thermal shutdown. When the output voltage is in regulation hence, within the window
defined in the electrical characteristics, the output is high impedance.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
11
ADVANCE INFORMATION
Table 2. Switching Frequency and Compensation for TPSM82810 (4 A) and TPSM82813 (3 A)
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
Table 3. PG Status
EN
Device Status
PG State
X
VIN < 2 V
undefined
low
VIN ≥ 2 V
low
high
2 V ≤ VIN ≤ UVLO OR in thermal shutdown OR VOUT not in
regulation
low
high
VOUT in regulation
high impedance
9.3.7 Thermal Shutdown
The junction temperature (TJ) of the device is monitored by an internal temperature sensor. If TJ exceeds 170 °C
(typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG
goes low. When TJ decreases below the hysteresis amount of typically 15 °C, the converter resumes normal
operation, beginning with Soft-Start. During a PFM pause, the thermal shutdown is not active. After a PFM
pause, the device needs up to 9 µs to detect a too high junction temperature. If the PFM burst is shorter than this
delay, the device will not detect a too high junction temperature.
9.4 Device Functional Modes
ADVANCE INFORMATION
9.4.1 Pulse Width Modulation (PWM) Operation
TPSM8281x has two operating modes: Forced PWM mode is discussed in this section and PWM/PFM as
discussed in Power Save Mode Operation (PWM/PFM)
With the MODE/SYNC pin set to high, TPSM8281x operates with pulse width modulation in continuous
conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP pin to GND or
by an external clock signal applied to the MODE/SYNC pin. With an external clock applied to MODE/SYNC,
TPSM8281x follows the frequency applied to the pin. The frequency needs to be in a range TPSM8281x can
operate at, taking the minimum on-time into account.
9.4.2 Power Save Mode Operation (PWM/PFM)
When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as
the output current is higher than half of the inductor´s ripple current. To maintain high efficiency at light loads, the
device enters power save mode at the boundary to discontinuous conduction mode (DCM). This happens if the
output current becomes smaller than half of the inductor´s ripple current.
In power save mode the switching frequency decreases linearly with the load current maintaining high efficiency.
9.4.3 100% Duty-Cycle Operation
The duty cycle of a buck converter operated in PWM mode is given as D=VOUT/VIN. The duty cycle increases
as the input voltage comes close to the output voltage and the off-time gets smaller. When the minimum off-time
of typically 30 ns is reached, TPSM8281x skips switching cycles while it approaches 100% mode. In 100%
mode, it keeps the high-side switch on continuously. The high side switch stays turned on as long as the output
voltage is below the target. In 100% mode, the low side switch is turned off. The maximum dropout voltage in
100% mode is the product of the on-resistance of the high side switch plus the series resistance of the inductor
and the load current.
9.4.4 Current Limit and Short Circuit Protection
The TPSM8281x is protected against overload and short circuit events. If the inductor current exceeds the
current limit ILIMH, the high side switch is turned off and the low side switch is turned on to ramp down the
inductor current. The high side switch turns on again only if the current in the low side switch has decreased
below the low side current limit. Due to internal propagation delay, the actual current can exceed the static
current limit. The dynamic current limit is given as:
Ipeak (typ ) = ILIMH +
VL
× tPD
L
(4)
where:
ILIMH is the static current limit as specified in the electrical characteristics
12
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
Device Functional Modes (continued)
L is the effective inductance at the peak current (typical 470nH)
VL is the voltage across the inductor (VIN - VOUT) and
tPD is the internal propagation delay of typically 50 ns.
The current limit can exceed static values, especially if the input voltage is high and very small inductances are
used. The dynamic high side switch peak current can be calculated as follows:
Ipeak (typ ) = ILIMH +
VIN - VOUT
× 50ns
L
(5)
9.4.5 Output Discharge
9.4.6 Soft Start / Tracking (SS/TR)
The internal Soft-Start circuitry controls the output voltage slope during startup. This avoids excessive inrush
current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high
impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a
delay of about 200 μs then the internal reference and hence VOUT rises with a slope controlled by an external
capacitor connected to the SS/TR pin.
Leaving the SS/TR pin un-connected provides the fastest startup ramp with 150 µs typically. A capacitor
connected from SS/TR to GND is charged with 2.5 µA by an internal current source during soft start until it
reaches the reference voltage of 0.6 V. The capacitance required to set a certain ramp-time (tramp) therefore is:
(6)
If the device is set to shutdown (EN = GND), undervoltage lockout or thermal shutdown, an internal resistor pulls
the SS/TR pin to GND to ensure a proper low level. Returning from those states causes a new startup sequence.
A voltage applied at SS/TR can be used to track a master voltage. The output voltage follows this voltage in both
directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load
current. The SS/TR pin must not be connected to the SS/TR pin of other devices. An external voltage applied on
SS/TR is internally clamped to the feedback voltage (0.6 V). It is recommended to set the target for the external
voltage on SS/TR slightly above the feedback voltage. Given the tolerances of the resistor divider R5 and R6 on
SS/TR, this makes sure the device "switches" to the internal reference voltage when the power-up sequencing is
finished. See Figure 65.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
13
ADVANCE INFORMATION
The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is
being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge
feature is only active once TPSM8281x has been enabled at least once since the supply voltage was applied.
The discharge function is enabled as soon as the device is disabled, in thermal shutdown or in undervoltage
lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V. Output
discharge is not activated during a current limit or fold-back current limit event.
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information
10.1.1 Programming the Output Voltage
The output voltage of the TPSM8281x is adjustable. It can be programmed for output voltages from 0.6 V to 5.5
V, using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 600 mV. The value of
the output voltage is set by the selection of the resistor divider from Equation 7. It is recommended to choose
resistor values which allow a current of at least 2 µA, meaning the value of R2 should not exceed 400 kΩ. Lower
resistor values are recommended for highest accuracy and most robust design.
ADVANCE INFORMATION
æ VOUT ö
R1 = R 2 × ç
- 1÷
è VFB
ø
(7)
10.1.2 External Component Selection
10.1.3 Capacitor Selection
10.1.3.1 Input Capacitor
For most applications, 22 µF nominal is sufficient and is recommended. The input capacitor buffers the input
voltage for transient events and also decouples the converter from the supply. A low ESR multilayer ceramic
capacitor (MLCC) is recommended for best filtering and should be placed between VIN and GND as close as
possible to those pins.
10.1.3.2 Output Capacitor
The architecture of the TPSM8281x allows the use of tiny ceramic output capacitors with low equivalent series
resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low
resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to
use dielectric X7R, X7T or equivalent. Using a higher value has advantages like smaller voltage ripple and a
tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from
COMP/FSET to GND, the device can be compensated in 3 steps based on the minimum capacitance used on
the output. The maximum capacitance is 470 µF in any of the compensation settings.
The minimum capacitance required on the output depends on the compensation setting as well as on the current
rating of the device. TPSM82810 and TPSM82813 require a minimum output capacitance of 27 µF while the
lower current versions TPSM82812 and TPSM82811 require 15 µF at minimum. The required output capacitance
also changes with the output voltage.
For output voltages below 1 V, the minimum increases linearly from 32 µF at 1 V to 53 µF at 0.6 V for
TPSM8281x with the compensation setting for smallest output capacitance. Other compensation ranges are
equivalent. See Table 2 for details.
14
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
10.2 Typical Application
VIN
TPSM82810
V OUT
2.75 V - 6 V
VIN
VOUT
C IN
R1
22 PF
EN
CFF
FB
COUT
MODE/SYNC
R2
R3
3 x 22 PF
COMP/FSET
SS/TR
RCF
CSS
PG
GND
Copyright © 2019, Texas Instruments Incorporated
10.2.1 Design Requirements
The design guidelines provide a component selection to operate the device within the recommended operating
conditions.
10.2.2 Detailed Design Procedure
æ VOUT ö
R1 = R 2 × ç
- 1÷
è VFB
ø
(8)
With VFB = 0.6 V:
Table 4. Setting the Output Voltage
Nominal Output Voltage VOUT
R1
R2
CFF
Exact Output Voltage
0.8 V
16.9 kΩ
51 kΩ
10 pF
0.7988 V
1.0 V
20 kΩ
30 kΩ
10 pF
1.0 V
1.1 V
39.2 kΩ
47 kΩ
10 pF
1.101 V
1.2 V
68 kΩ
68 kΩ
10 pF
1.2 V
1.5 V
76.8 kΩ
51 kΩ
10 pF
1.5 V
1.8 V
80.6 kΩ
40.2 kΩ
10 pF
1.8 V
2.5 V
47.5 kΩ
15 kΩ
10 pF
2.5 V
3.3 V
88.7 kΩ
19.6 kΩ
10 pF
3.314 V
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
15
ADVANCE INFORMATION
Figure 4. Typical Application
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
10.2.3 Application Curves
All plots have been taken with a nominal switching frequency of 2.25 MHz when set to PWM mode, unless
otherwise noted. The BOM is according to Table 1
100
100
95
95
90
Efficiency (%)
Efficiency (%)
85
80
75
70
65
60
VIN = 4.0 V
VIN = 5.0 V
VIN = 6.0 V
55
50
100P
90
85
80
VIN = 4.0 V
VIN = 5.0 V
VIN = 6.0 V
75
70
1m
PFM
1
4
0
1
D002
TA = 25 °C
VOUT = 3.3 V
Figure 5. Efficiency vs Output Current
2
Output Current (A)
3
4
D002
PWM
TA = 25 °C
Figure 6. Efficiency vs Output Current
100
100
95
95
90
90
Efficiency (%)
Efficiency (%)
85
80
75
70
65
VIN
VIN
VIN
VIN
VIN
60
55
50
100P
=
=
=
=
=
2.7
3.3
4.0
5.0
6.0
V
V
V
V
V
85
80
75
VIN
VIN
VIN
VIN
VIN
70
65
10m
100m
Output Current (A)
PFM
1
4
0
1
D002
TA = 25 °C
VOUT = 1.8 V
Figure 7. Efficiency vs Output Current
2.7
3.3
4.0
5.0
6.0
V
V
V
V
V
2
Output Current (A)
3
4
D002
PWM
TA = 25 °C
Figure 8. Efficiency vs Output Current
100
100
VIN
VIN
VIN
VIN
VIN
95
95
90
Efficiency (%)
85
80
75
70
65
VIN
VIN
VIN
VIN
VIN
60
55
50
100P
=
=
=
=
=
2.7
3.3
4.0
5.0
6.0
V
V
V
V
V
90
=
=
=
=
=
2.7
3.3
4.0
5.0
6.0
V
V
V
V
V
85
80
75
70
1m
VOUT = 1.2 V
10m
100m
Output Current (A)
PFM
1
4
0
1
D002
TA = 25 °C
Figure 9. Efficiency vs Output Current
16
=
=
=
=
=
60
1m
VOUT = 1.8 V
Efficiency (%)
ADVANCE INFORMATION
VOUT = 3.3 V
10m
100m
Output Current (A)
VOUT = 1.2 V
2
Output Current (A)
PWM
3
4
D006
TA = 25 °C
Figure 10. Efficiency vs Output Current
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
100
100
95
90
85
90
80
Efficiency (%)
75
70
65
60
VIN
VIN
VIN
VIN
VIN
55
50
45
40
100P
=
=
=
=
=
2.7
3.3
4.0
5.0
6.0
V
V
V
V
V
=
=
=
=
=
2.7
3.3
4.0
5.0
6.0
V
V
V
V
V
85
80
75
70
65
60
1m
VOUT = 1.0 V
10m
100m
Output Current (A)
PFM
1
4
0
1
D002
TA = 25 °C
VOUT = 1.0 V
Figure 11. Efficiency vs Output Current
2
Output Current (A)
3
4
D002
PWM
TA = 25 °C
Figure 12. Efficiency vs Output Current
90
90
85
VIN = 2.7 V
VIN = 3.3 V
VIN = 4.0 V
85
Efficiency (%)
Efficiency (%)
80
75
70
65
80
75
70
60
VIN = 2.7 V
VIN = 3.3 V
VIN = 4.0 V
55
50
100P
65
60
1m
VOUT = 0.6 V
10m
100m
Output Current (A)
PFM
1
4
0
1
2
Output Current (A)
VOUT = 0.6 V
PWM
D002
TA = 25 °C
3.32
3.32
3.315
3.315
3.31
3.31
3.305
3.305
3.3
3.295
3.29
3.285
3.28
3.27
100P
1m
VOUT = 3.3 V
10m
100m
Output Current (A)
PFM
1
3.3
3.29
3.285
VIN = 4.0 V
VIN = 5.0 V
VIN = 6.0 V
3.275
4
3.27
100P
1m
D002
TA = 25 °C
Figure 15. Output Voltage vs Output Current
D002
TA = 25 °C
3.295
3.28
VIN = 4.0 V
VIN = 5.0 V
VIN = 6.0 V
3.275
4
Figure 14. Efficiency vs Output Current
Output Voltage (V)
Output Voltage (V)
Figure 13. Efficiency vs Output Current
3
VOUT = 3.3 V
10m
100m
Output Current (A)
PWM
1
4
D002
TA = 25 °C
Figure 16. Output Voltage vs Output Current
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
17
ADVANCE INFORMATION
Efficiency (%)
VIN
VIN
VIN
VIN
VIN
95
TPSM82810, TPSM82813
www.ti.com
1.82
1.82
1.816
1.816
1.812
1.812
1.808
1.808
Output Voltage (V)
Output Voltage (V)
SLUSDN6 – SEPTEMBER 2019
1.804
1.8
1.796
1.792
VIN
VIN
VIN
VIN
VIN
1.788
1.784
=
=
=
=
=
1.78
100P
2.7
3.3
4.0
5.0
6.0
V
V
V
V
V
1m
1.8
1.796
1.792
VIN
VIN
VIN
VIN
VIN
1.788
1.784
10m
100m
Output Current (A)
VOUT = 1.8 V
1.804
PFM
1
1.78
100P
4
1.2075
1.2075
1.205
Output Voltage (V)
Output Voltage (V)
1.21
1.2025
1.2
1.1975
VIN
VIN
VIN
VIN
VIN
1m
10m
100m
Output Current (A)
VOUT = 1.2 V
PFM
=
=
=
=
=
2.7
3.3
4.0
5.0
6.0
1
V
V
V
V
V
1.195
1.1925
1.19
4
TA = 25 °C
Output Voltage (V)
1.004
1.002
1
0.998
1m
VOUT = 1.0 V
V
V
V
V
V
1
PWM
1
4
D002
TA = 25 °C
1
0.996
VIN
VIN
VIN
VIN
VIN
4
0.99
100P
=
=
=
=
=
2.7
3.3
4.0
5.0
6.0
1m
D002
TA = 25 °C
Figure 21. Output Voltage vs Output Current
18
10m
100m
Output Current (A)
0.998
0.992
PFM
1m
1.002
0.994
10m
100m
Output Current (A)
V
V
V
V
V
Figure 20. Output Voltage vs Output Current
1.006
0.99
100P
2.7
3.3
4.0
5.0
6.0
VOUT = 1.2 V
1.004
0.992
=
=
=
=
=
D002
1.006
2.7
3.3
4.0
5.0
6.0
VIN
VIN
VIN
VIN
VIN
1.1875
100P
1.01
=
=
=
=
=
D002
TA = 25 °C
1.2
1.008
VIN
VIN
VIN
VIN
VIN
4
1.1975
1.01
0.994
PWM
1
1.205
1.008
0.996
10m
100m
Output Current (A)
1.2025
Figure 19. Output Voltage vs Output Current
Output Voltage (V)
ADVANCE INFORMATION
1.2125
1.21
1.19
1m
Figure 18. Output Voltage vs Output Current
1.2125
1.1875
100P
V
V
V
V
V
VOUT = 1.8 V
Figure 17. Output Voltage vs Output Current
1.195
2.7
3.3
4.0
5.0
6.0
D002
TA = 25 °C
1.1925
=
=
=
=
=
VOUT = 1.0 V
V
V
V
V
V
10m
100m
Output Current (A)
PWM
1
4
D002
TA = 25 °C
Figure 22. Output Voltage vs Output Current
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
0.606
0.606
0.6045
0.6045
0.603
0.603
Output Voltage (V)
0.6015
0.6
0.5985
0.597
0.5955
0.594
100P
0.6015
0.6
0.5985
0.597
VIN = 2.7 V
VIN = 3.3 V
VIN = 4.0 V
1m
VOUT = 0.6 V
10m
100m
Output Current (A)
PFM
1
4
TA = 25 °C
PFM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 25. Load Transient Response
VOUT = 1.8 V
VIN = 5.0 V
0.594
100P
1m
D002
Figure 23. Output Voltage vs Output Current
VOUT = 3.3 V
VIN = 5.0 V
VIN = 2.7 V
VIN = 3.3 V
VIN = 4.0 V
0.5955
PFM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 27. Load Transient Response
VOUT = 0.6 V
10m
100m
Output Current (A)
PWM
1
4
D002
TA = 25 °C
Figure 24. Output Voltage vs Output Current
VOUT = 3.3 V
VIN = 5.0 V
PWM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 26. Load Transient Response
VOUT = 1.8 V
VIN = 5.0 V
PWM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 28. Load Transient Response
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
19
ADVANCE INFORMATION
Output Voltage (V)
www.ti.com
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
VOUT = 1.2 V
VIN = 5.0 V
www.ti.com
PFM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 29. Load Transient Response
ADVANCE INFORMATION
VOUT = 1.0 V
VIN = 5.0 V
PFM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 31. Load Transient Response
VOUT = 0.6 V
VIN = 3.3 V
PFM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 33. Load Transient Response
20
VOUT = 1.2 V
VIN = 5.0 V
PWM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 30. Load Transient Response
VOUT = 1.0 V
VIN = 5.0 V
PWM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 32. Load Transient Response
VOUT = 0.6 V
VIN = 3.3 V
PWM
TA = 25 °C
IOUT = 0.4 A to 3.6 A to 0.4 A
Figure 34. Load Transient Response
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
PFM
TA = 25 °C
VIN = 4.5 V to 5.5 V to 4.5 V
Figure 35. Line Transient Response
VOUT = 1.8 V
IOUT = 0.5 A
PFM
TA = 25 °C
VIN = 4.5 V to 5.5 V to 4.5 V
Figure 37. Line Transient Response
VOUT = 3.3 V
IOUT = 4 A
PWM
TA = 25 °C
VIN = 4.5 V to 5.5 V to 4.5 V
Figure 36. Line Transient Response
VOUT = 1.8 V
IOUT = 4 A
PWM
TA = 25 °C
VIN = 4.5 V to 5.5 V to 4.5 V
Figure 38. Line Transient Response
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
21
ADVANCE INFORMATION
VOUT = 3.3 V
IOUT = 0.5 A
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
VOUT = 1.2 V
IOUT = 0.5 A
www.ti.com
PFM
TA = 25 °C
VIN = 4.5 V to 5.5 V to 4.5 V
Figure 39. Line Transient Response
ADVANCE INFORMATION
VOUT = 1.0 V
IOUT = 0.5 A
PFM
TA = 25 °C
VIN = 4.5 V to 5.5 V to 4.5 V
Figure 41. Line Transient Response
22
VOUT = 1.2 V
IOUT = 4 A
PWM
TA = 25 °C
VIN = 4.5 V to 5.5 V to 4.5 V
Figure 40. Line Transient Response
VOUT = 1.0 V
IOUT = 4 A
PWM
TA = 25 °C
VIN = 4.5 V to 5.5 V to 4.5 V
Figure 42. Line Transient Response
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
PFM
TA = 25 °C
VIN = 3.0 V to 3.6 V to 3.0 V
Figure 43. Line Transient Response
VOUT = 3.3 V
IOUT = 0.5 A
PFM
VIN = 5.0 V
TA = 25 °C
BW = 20 MHz
Figure 45. Output Voltage Ripple
VOUT = 0.6 V
IOUT = 4 A
PWM
TA = 25 °C
VIN = 3.0 V to 3.6 V to 3.0 V
Figure 44. Line Transient Response
VOUT = 3.3 V
IOUT = 4 A
PWM
VIN = 5.0 V
TA = 25 °C
BW = 20 MHz
Figure 46. Output Voltage Ripple
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
23
ADVANCE INFORMATION
VOUT = 0.6 V
IOUT = 0.5 A
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
VOUT = 1.8 V
IOUT = 0.5 A
www.ti.com
PFM
VIN = 5.0 V
TA = 25 °C
BW = 20 MHz
Figure 47. Output Voltage Ripple
ADVANCE INFORMATION
VOUT = 1.2 V
IOUT = 0.5 A
PFM
VIN = 5.0 V
TA = 25 °C
BW = 20 MHz
Figure 49. Output Voltage Ripple
24
VOUT = 1.8 V
IOUT = 4 A
PWM
VIN = 5.0 V
TA = 25 °C
BW = 20 MHz
Figure 48. Output Voltage Ripple
VOUT = 1.2 V
IOUT = 4 A
PWM
VIN = 5.0 V
TA = 25 °C
BW = 20 MHz
Figure 50. Output Voltage Ripple
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
PFM
VIN = 5.0 V
TA = 25 °C
BW = 20 MHz
Figure 51. Output Voltage Ripple
VOUT = 0.6 V
IOUT = 0.5 A
PFM
VIN = 3.3 V
TA = 25 °C
BW = 20 MHz
Figure 53. Output Voltage Ripple
VOUT = 1.0 V
IOUT = 4 A
PWM
VIN = 5.0 V
TA = 25 °C
BW = 20 MHz
Figure 52. Output Voltage Ripple
VOUT = 0.6 V
IOUT = 4 A
PWM
VIN = 3.3 V
TA = 25 °C
BW = 20 MHz
Figure 54. Output Voltage Ripple
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
25
ADVANCE INFORMATION
VOUT = 1.0 V
IOUT = 0.5 A
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
VOUT = 3.3 V
IOUT = 4 A
www.ti.com
PWM
VIN = 5 V
TA = 25 °C
CSS = 4.7 nF
VOUT = 1.8 V
IOUT = 4 A
Figure 55. Start-Up Timing
ADVANCE INFORMATION
VOUT = 1.2 V
IOUT = 4 A
PWM
VIN = 5 V
TA = 25 °C
CSS = 4.7 nF
Figure 56. Start-Up Timing
TA = 25 °C
CSS = 4.7 nF
VOUT = 1.0 V
IOUT = 4 A
Figure 57. Start-Up Timing
26
PWM
VIN = 5 V
Submit Documentation Feedback
PWM
VIN = 5 V
TA = 25 °C
CSS = 4.7 nF
Figure 58. Start-Up Timing
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
4.5
Maximum Output Current (A)
4
3.5
3
2.5
2
1.5
1
0.5
Vin = 5.0 V
0
-40
-20
0
20
40
60
80
100
Ambient Temperature (°C)
VOUT = 3.3 V
VOUT = 0.6 V
IOUT = 4 A
PWM
VIN = 3.3 V
TA = 25 °C
CSS = 4.7 nF
PWM
120
140
D002
CSS = 4.7 nF
Figure 60. Output Current Derating vs Ambient
Temperature
4.5
4.5
4
Maximum Output Current (A)
Maximum Output Current (A)
4
3.5
3
2.5
2
1.5
1
Vin = 3.3 V
Vin = 5.0 V
0.5
0
-40
-20
0
3
2.5
2
1.5
1
Vin = 3.3 V
Vin = 5.0 V
0.5
20
40
60
80
100
Ambient Temperature (°C)
VOUT = 1.8 V
3.5
PWM
120
0
-40
140
CSS = 4.7 nF
0
20
40
60
80
100
Ambient Temperature (°C)
VOUT = 1.2 V
Figure 61. Output Current Derating vs Ambient
Temperature
PWM
120
140
D002
CSS = 4.7 nF
Figure 62. Output Current Derating vs Ambient
Temperature
4.5
4.5
4
Maximum Output Current (A)
4
Maximum Output Current (A)
-20
D002
3.5
3
2.5
2
1.5
1
Vin = 3.3 V
Vin = 5.0 V
0.5
0
-40
-20
0
VOUT = 1.0 V
3.5
3
2.5
2
1.5
1
0.5
Vin = 3.3 V
20
40
60
80
100
Ambient Temperature (°C)
PWM
120
140
0
-40
-20
0
D002
CSS = 4.7 nF
Figure 63. Output Current Derating vs Ambient
Temperature
VOUT = 0.6 V
20
40
60
80
100
Ambient Temperature (°C)
PWM
120
140
D002
CSS = 4.7 nF
Figure 64. Output Current Derating vs Ambient
Temperature
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
27
ADVANCE INFORMATION
Figure 59. Start-Up Timing
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
10.3 System Examples
10.3.1 Voltage Tracking
TPSM8281x follows the voltage applied to the SS/TR pin. A voltage ramp on SS/TR to 0.6 V ramps the output
voltage according to the 0.6 V feedback voltage.
Tracking the 3.3 V of device 1 such that both rails reach their target voltage at the same time, requires a resistor
divider on SS/TR of device 2 equal to the output voltage divider of device 1. The output current of 2.5 µA on the
SS/TR pin causes an offset voltage on the resistor divider formed by R5 and R6. The equivalent resistance of R5
// R6 should therefore be kept below 15 kΩ. The current from SS/TR causes a slightly higher voltage across R6
than 0.6 V, which is desired because device 2 switches to its internal reference as soon as the voltage at SS/TR
is higher than 0.6V.
In case both devices need to run in forced PWM mode, it is recommended to tie the MODE pin of device 2 to the
output voltage or the power good signal of device 1, the master device. TPSM8281x do have a duty cycle
limitation defined by the minimum on-time. For tracking down to low output voltages, device 2 can not follow
once the minimum duty cycle is reached. Enabling PFM mode while tracking is in progress, allows to ramp down
the output voltage close to 0 V.
Device 1 (master)
TPSM82810
VIN
2.75 V - 6 V
ADVANCE INFORMATION
3.3 V
VIN
VOUT
10 pF
CIN
22 PF
EN
FB
COUT
MODE/SYNC
EN
47 PF
COMP/FSET
SS/TR
PG
4.7 nF
GND
Device 2 (slave)
TPSM82810
1.8 V
VIN
VOUT
10 pF
C IN
22 PF
EN
FB
R5
C OUT
MODE/SYNC
47 PF
COMP/FSET
SS/TR
PG
R6
GND
Copyright © 2019, Texas Instruments Incorporated
Figure 65. Schematic for Output Voltage Tracking
28
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
Figure 66. Scope Plot for Output Voltage Tracking
10.3.2 Synchronizing to an external Clock
TPSM8281x can be externally synchronized by applying an external clock on the MODE/SYNC pin. There is no
need for any additional circuitry as long as the input signal meets the requirements given in the electrical
specifications. The clock can be applied / removed during operation, allowing to switch from an extertnally
defined fixed frequency to power-save mode or to internal fixed frequency operation. The value of the RCF
resistor should be choosen such that the internally defined frequency and the externally applied frequency are
close to each other. This ensures a smooth transition from internal to external frequency and vice versa.
TPSM82810
VIN
V OUT
2.75 V - 6 V
VIN
VOUT
C IN
R1
22 PF
EN
CFF
FB
COUT
MODE/SYNC
R2
R3
47 PF
COMP/FSET
fext
RCF
SS/TR
CS S
PG
GND
Copyright © 2019, Texas Instruments Incorporated
Figure 67. Schematic using External Synchronization
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
29
ADVANCE INFORMATION
System Examples (continued)
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
System Examples (continued)
VIN = 5 V
VOUT = 1.8 V
RCF = 8.06 kΩ
fEXT = 2.5 MHz
IOUT = 0.1 A
ADVANCE INFORMATION
Figure 68. Switching from External Syncronization to
Power-Save Mode (PFM)
VIN = 5 V
VOUT = 1.8 V
RCF = 8.06 kΩ
fEXT = 2.5 MHz
IOUT = 1 A
Figure 69. Switching from External Synchronizaion to
Internal Fixed Frequency
10.4 Do's and Don'ts (Recommended)
30
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
11 Power Supply Recommendations
The TPSM8281x device family has no special requirements for its input power supply. The input power supply´s
output current needs to be rated according to the supply voltage, output voltage and output current of the
TPSM8281x.
12 Layout
12.1 Layout Guidelines
A proper layout is critical for the operation of a switched mode power supply, even more at high switching
frequencies. Therefore the PCB layout of the TPSM8281x demands careful attention to ensure operation and to
get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability
and accuracy weaknesses, increased EMI radiation and noise sensitivity.
Provide low inductive and resistive paths for loops with high di/dt. Therefore paths conducting the switched load
current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for
wires with high dv/dt. Therefore, the input and output capacitance should be placed as close as possible to the
IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct
an alternating current should outline an area as small as possible, as this area is proportional to the energy
radiated.
Sensitive nodes like FB need to be connected with short wires and not nearby high dv/dt signals (for example
SW). As they carry information about the output voltage, they should be connected as close as possible to the
actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R1
and R2, should be kept close to the IC and connect directly to those pins and the system ground plane.
The package uses the pins for power dissipation. Thermal vias on the VIN, GND and SW pins help to spread the
heat into the pcb.
The recommended layout is implemented on the EVM and shown in its User's Guide, TPSM82810EVM-xxx
Evaluation Module.
12.2 Layout Example
VOUT
VIN
R1
R2
VOUT
EN
VIN
COUT
PG
MODE
GND
FB
CIN
SS/TR
GND
COMP
GND
CFF
Figure 70. Example Layout
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
31
ADVANCE INFORMATION
See Layout Example for the recommended layout of the TPSM82810, which is designed for common external
ground connections. The input capacitor should be placed as close as possible between the VIN and GND pin.
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
13 Device and Documentation Support
13.1 Device Support
13.1.1 Third-Party Products Disclaimer
TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT
CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES
OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER
ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.
13.2 Documentation Support
13.2.1 Related Documentation
For related documentation see the following:
• TPSM82810EVM-015 Evaluation Module, SLVUBG0
13.3 Related Links
ADVANCE INFORMATION
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to order now.
Table 5. Related Links
PARTS
PRODUCT FOLDER
ORDER NOW
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPSM82810
Click here
Click here
Click here
Click here
Click here
TPSM82813
Click here
Click here
Click here
Click here
Click here
13.4 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
13.5 Community Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
13.6 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
13.7 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
13.8 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
32
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
14 Mechanical, Packaging, and Orderable Information
ADVANCE INFORMATION
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
33
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
PACKAGE OUTLINE
SIL0014B
MicroSiP TM - 2.4 mm max height
SCALE 3.000
MICRO SYSTEM IN PACKAGE
B
A
3
PIN 1 INDEX
AREA
(3.2)
4
PICK AREA
NOTE 3
ADVANCE INFORMATION
(2.5)
2.4 MAX
C
0.08 C
4X
2X 1.8
1.22
1.18
4X 0.3 0.1
10X (0.05)
6
5
2X 3.175
12
4X (0.075)
6X
13
0.57
0.53
SYMM
2X 1.3
4X 0.8 0.1
2X 1.15
14
11
4X 0.65
PIN 1 ID
(OPTIONAL)
SYMM
2X 0.9
6X
10
1
0.845
4X
0.805
0.1
0.05
0.27
0.23
0.1
0.05
C A B
C
C A B
C
4225112/A 07/2019
MicroSiP is a trademark of Texas Instruments
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Pick and place nozzle 1.3 mm or smaller recommended.
4. The package thermal pads must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
34
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
TPSM82810, TPSM82813
www.ti.com
SLUSDN6 – SEPTEMBER 2019
EXAMPLE BOARD LAYOUT
SIL0014B
MicroSiP TM - 2.4 mm max height
MICRO SYSTEM IN PACKAGE
2X (2)
COPPER KEEP-OUT AREA
PKG
(0.05) TYP
METAL UNDER
SOLDER MASK
TYP
(0.3)
SOLDER MASK
OPENING
TYP
10
1
4X (0.45)
6X (0.75)
(3.25)
11
14
4X (0.575)
ADVANCE INFORMATION
6X (0.25)
PKG
2X (3.35)
12
4X (0.65)
13
4X (0.8)
(R0.05) TYP
4X (1)
5
6
4X (1.4)
SEE DETAILS
4X (0.3)
(0.3)
(2.65)
LAND PATTERN EXAMPLE
SCALE:20X
0.05 MIN
ALL AROUND
0.05 MAX
ALL AROUND
SOLDER MASK
OPENING
SOLDER MASK
OPENING
METAL
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
SOLDER MASK DEFINED
PADS 1, 5, 6, 10 AND 11 - 14
SOLDER MASK DETAILS
NOT TO SCALE
4225112/A 07/2019
NOTES: (continued)
5. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
www.ti.com
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
35
TPSM82810, TPSM82813
SLUSDN6 – SEPTEMBER 2019
www.ti.com
EXAMPLE STENCIL DESIGN
SIL0014B
MicroSiP TM - 2.4 mm max height
MICRO SYSTEM IN PACKAGE
2X (2)
4X (0.45)
(R0.1) TYP
SYMM
1
10
6X (0.75)
ADVANCE INFORMATION
6X (0.25)
11
4X (0.575)
14
SYMM
2X (3.35)
13
12
6X (0.65)
4X (0.8)
4X (1)
6
5
4X (1.4)
4X (0.3)
(2.65)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:25X
4225112/A 07/2019
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
36
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Product Folder Links: TPSM82810 TPSM82813
PACKAGE OPTION ADDENDUM
www.ti.com
22-Oct-2019
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
XPSM82810SILT
ACTIVE
uSiP
SIL
14
3000
TBD
Call TI
Call TI
-40 to 125
XPSM82813SILT
PREVIEW
uSiP
SIL
14
3000
TBD
Call TI
Call TI
-40 to 125
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertising