Texas Instruments | CC2640R2F SimpleLink™ Bluetooth® low energy Wireless MCU (Rev. A) | Datasheet | Texas Instruments CC2640R2F SimpleLink™ Bluetooth® low energy Wireless MCU (Rev. A) Datasheet

Texas Instruments CC2640R2F SimpleLink™ Bluetooth® low energy Wireless MCU (Rev. A) Datasheet
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
CC2640R2F
SimpleLink™ Bluetooth® 5.1 Low Energy Wireless MCU
1 Device Overview
1.1
Features
1
• Microcontroller
– Powerful Arm® Cortex®-M3
– EEMBC CoreMark® score: 142
– Up to 48-MHz clock speed
– 275KB of nonvolatile memory including 128KB
of in-system Programmable Flash
– Up to 28KB of system SRAM, of which 20KB is
ultra-low leakage SRAM
– 8KB of SRAM for cache or system RAM use
– 2-Pin cJTAG and JTAG debugging
– Supports over-the-air upgrade (OTA)
• Ultra-low power sensor controller
– Can run autonomous from the rest of the
system
– 16-bit architecture
– 2KB of ultra-low leakage SRAM for code and
data
• Efficient code size architecture, placing drivers,
TI-RTOS, and Bluetooth® software in ROM to
make more Flash available for the application
• RoHS-compliant packages
– 2.7-mm × 2.7-mm YFV DSBGA34 (14 GPIOs)
– 4-mm × 4-mm RSM VQFN32 (10 GPIOs)
– 5-mm × 5-mm RHB VQFN32 (15 GPIOs)
– 7-mm × 7-mm RGZ VQFN48 (31 GPIOs)
• Peripherals
– All digital peripheral pins can be routed to any
GPIO
– Four general-purpose timer modules
(eight 16-bit or four 32-bit timers, PWM each)
– 12-bit ADC, 200-ksamples/s, 8-channel analog
MUX
– Continuous time comparator
– Ultra-low power analog comparator
– Programmable current source
– UART, I2C, and I2S
– 2× SSI (SPI, MICROWIRE, TI)
– Real-Time Clock (RTC)
– AES-128 security module
– True Random Number Generator (TRNG)
– Support for eight capacitive-sensing buttons
– Integrated temperature sensor
• External system
– On-chip internal DC/DC converter
– Seamless integration with CC2590 and CC2592
range extenders
– Very few external components
– Pin compatible with the SimpleLink™ CC2640
and CC2650 devices in all VQFN packages
– Pin compatible with the SimpleLink™ CC2642R
and CC2652R devices in 7-mm x 7-mm VQFN
packages
– Pin compatible with the SimpleLink™ CC1350
device in 4-mm × 4-mm and 5-mm × 5-mm
VQFN packages
• Low power
– Wide supply voltage range
– Normal operation: 1.8 to 3.8 V
– External regulator mode: 1.7 to 1.95 V
– Active-Mode RX: 5.9 mA
– Active-Mode TX at 0 dBm: 6.1 mA
– Active-Mode TX at +5 dBm: 9.1 mA
– Active-Mode MCU: 61 µA/MHz
– Active-Mode MCU: 48.5 CoreMark/mA
– Active-Mode sensor controller:
0.4mA + 8.2 µA/MHz
– Standby: 1.1 µA (RTC running and RAM/CPU
retention)
– Shutdown: 100 nA (wake up on external events)
• RF section
– 2.4-GHz RF transceiver compatible with
Bluetooth® Low Energy 5.1 and earlier LE
specifications
– Excellent receiver sensitivity (–97 dBm for BLE),
selectivity, and blocking performance
– Link budget of 102 dB for BLE
– Programmable output power up to +5 dBm
– Single-ended or differential RF interface
– Suitable for systems targeting compliance with
worldwide radio frequency regulations
– ETSI EN 300 328 (Europe)
– EN 300 440 Class 2 (Europe)
– FCC CFR47 Part 15 (US)
– ARIB STD-T66 (Japan)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
– IAR Embedded Workbench® for Arm®
– Code Composer Studio™ Integrated
Development Environment (IDE)
– Code Composer Studio™ Cloud IDE
• Development Tools and Software
– Full-feature development kits
– Multiple reference designs
– SmartRF™ Studio
– Sensor Controller Studio
1.2
•
•
•
Applications
Home and Building Automation
– Connected appliances
– Lighting
– Smart locks
– Gateways
– Security Systems
Industrial
– Factory automation
– Asset tracking and management
– HMI
– Access control
Electronic Point Of Sale (EPOS)
– Electronic Shelf Label (ESL)
1.3
•
•
•
Health and Medical
– Electronic thermometers
– SpO2
– Blood glucose monitors and blood pressure
monitors
– Weigh scales
– Hearing aids
Sports and Fitness
– Wearable fitness and activity monitors
– Smart trackers
– Patient monitors
– Fitness machines
HID
– Gaming
– Pointing devices (wireless keyboard and
mouse)
Description
The CC2640R2F device is a 2.4 GHz wireless microcontroller (MCU) supporting Bluetooth® 5.1 Low
Energy and Proprietary 2.4 GHz applications. The device is optimized for low-power wireless
communication and advanced sensing in building security systems, HVAC, asset tracking, and medical
markets, and applications where industrial performance is required. The highlighted features of this device
include:
• Support for Bluetooth® 5.1 features: LE Coded PHYs (Long Range), LE 2-Mbit PHY (High Speed),
Advertising Extensions, Multiple Advertisement Sets, as well as backwards compatibility and support
for key features from the Bluetooth® 5.0 and earlier Low Energy specifications.
• Fully-qualified Bluetooth® 5.1 software protocol stack included with the SimpleLink™ CC2640R2F
Software Development Kit (SDK) for developing applications on the powerful Arm® Cortex®-M3
processor.
• Longer battery life wireless applications with low standby current of 1.1 µA with full RAM retention.
• Advanced sensing with a programmable, autonomous ultra-low power Sensor Controller CPU with fast
wake-up capability. As an example, the sensor controller is capable of 1-Hz ADC sampling at 1 µA
system current.
• Dedicated software controlled radio controller (Arm® Cortex®-M0) providing flexible low-power RF
transceiver capability to support multiple physical layers and RF standards, such as real-time
localization (RTLS) technologies.
• Excellent radio sensitivity and robustness (selectivity and blocking) performance for Bluetooth® Low
Energy (-103 dBm for 125-kbps LE Coded PHY).
2
Device Overview
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
The CC2640R2F device is part of the SimpleLink™ microcontroller (MCU) platform, which consists of
Wi-Fi®, Bluetooth® Low Energy, Thread, ZigBee®, Sub-1 GHz MCUs, and host MCUs that all share a
common, easy-to-use development environment with a single core software development kit (SDK) and
rich tool set. A one-time integration of the SimpleLink™ platform enables you to add any combination of
the portfolio’s devices into your design, allowing 100 percent code reuse when your design requirements
change. For more information, visit SimpleLink™ MCU platform.
Device Information (1)
(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
CC2640R2FRGZ
VQFN (48)
7.00 mm × 7.00 mm
CC2640R2FRHB
VQFN (32)
5.00 mm × 5.00 mm
CC2640R2FRSM
VQFN (32)
4.00 mm × 4.00 mm
CC2640R2FYFV
DSBGA (34)
2.70 mm × 2.70 mm
For more information, see Section 9.
Device Overview
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
3
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
1.4
www.ti.com
Functional Block Diagram
Figure 1-1 shows a block diagram for the CC2640R2F device.
SimpleLink CC26xx Wireless MCU
RF Core
cJTAG
Main CPU:
ROM
ADC
ADC
ARM
Cortex-M3
128-KB
Flash
8-KB
cache
Up to 48 MHz
61 µA/MHz
20-KB
SRAM
Digital PLL
DSP modem
ARM
Cortex-M0
ROM
General Peripherals / Modules
2
4-KB
SRAM
Sensor Controller
4× 32-bit Timers
I C
Sensor Controller Engine
UART
2× SSI (SPI, µW, TI)
12-bit ADC, 200 ks/s
I2S
Watchdog Timer
2× Comparator
10 / 14 / 15 / 31 GPIOs
TRNG
2
SPI-I C Digital Sensor IF
AES
Temp. / Batt. Monitor
Constant Current Source
32 ch. µDMA
RTC
Time-to-digital Converter
2-KB SRAM
DC-DC Converter
Copyright © 2016, Texas Instruments Incorporated
Figure 1-1. Block Diagram
4
Device Overview
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Table of Contents
1
2
3
Device Overview ......................................... 1
1.1
Features .............................................. 1
1.2
Applications ........................................... 2
1.3
Description ............................................ 2
1.4
Functional Block Diagram ............................ 4
Revision History ......................................... 6
Device Comparison ..................................... 7
3.1
4
Terminal Configuration and Functions .............. 8
4.1
4.2
4.3
4.4
5
Related Products ..................................... 7
6
........................ 8
Signal Descriptions – RGZ Package ................. 9
Pin Diagram – RHB Package ....................... 11
Signal Descriptions – RHB Package ................ 12
Pin Diagram – RGZ Package
4.5
4.6
Pin Diagram – YFV (Chip Scale, DSBGA) Package 13
Signal Descriptions – YFV (Chip Scale, DSBGA)
Package ............................................. 13
4.7
Pin Diagram – RSM Package ....................... 15
4.8
Signal Descriptions – RSM Package
...............
16
Specifications ........................................... 17
5.1
Absolute Maximum Ratings ......................... 17
5.2
........................................
Recommended Operating Conditions ...............
Power Consumption Summary......................
General Characteristics .............................
125-kbps Coded (Bluetooth 5) – RX ................
125-kbps Coded (Bluetooth 5) – TX ................
500-kbps Coded (Bluetooth 5) – RX ................
500-kbps Coded (Bluetooth 5) – TX ................
1-Mbps GFSK (Bluetooth low energy) – RX ........
1-Mbps GFSK (Bluetooth low energy) – TX ........
2-Mbps GFSK (Bluetooth 5) – RX ..................
2-Mbps GFSK (Bluetooth 5) – TX ...................
24-MHz Crystal Oscillator (XOSC_HF) .............
32.768-kHz Crystal Oscillator (XOSC_LF) ..........
48-MHz RC Oscillator (RCOSC_HF) ...............
32-kHz RC Oscillator (RCOSC_LF).................
ADC Characteristics.................................
Temperature Sensor ................................
Battery Monitor ......................................
Continuous Time Comparator .......................
5.3
5.4
5.5
5.6
5.7
5.8
5.9
5.10
5.11
5.12
5.13
5.14
5.15
5.16
5.17
5.18
5.19
5.20
5.21
ESD Ratings
17
17
7
18
19
...................
.....................
5.24 Synchronous Serial Interface (SSI) ................
5.25 DC Characteristics ..................................
5.26 Thermal Resistance Characteristics ................
5.27 Timing Requirements ...............................
5.28 Switching Characteristics ...........................
5.29 Typical Characteristics ..............................
Detailed Description ...................................
6.1
Overview ............................................
6.2
Functional Block Diagram ...........................
6.3
Main CPU ...........................................
6.4
RF Core .............................................
6.5
Sensor Controller ...................................
6.6
Memory ..............................................
6.7
Debug ...............................................
6.8
Power Management .................................
6.9
Clock Systems ......................................
6.10 General Peripherals and Modules ..................
6.11 Voltage Supply Domains ............................
6.12 System Architecture .................................
Application, Implementation, and Layout .........
7.1
Application Information ..............................
5.22
Low-Power Clocked Comparator
27
5.23
Programmable Current Source
27
7.2
20
7.3
21
21
22
8
28
29
30
31
31
32
36
36
36
37
37
38
39
39
40
41
41
42
42
43
43
5 × 5 External Differential (5XD) Application Circuit
...................................................... 45
4 × 4 External Single-ended (4XS) Application
Circuit ............................................... 47
Device and Documentation Support ............... 49
22
8.1
Device Nomenclature ............................... 49
23
8.2
Tools and Software
23
8.3
Documentation Support ............................. 51
24
8.4
Texas Instruments Low-Power RF Website
24
8.5
Low-Power RF eNewsletter ......................... 51
25
8.6
Support Resources .................................. 51
25
8.7
Trademarks.......................................... 51
25
8.8
Electrostatic Discharge Caution ..................... 52
25
8.9
...............................
Glossary .............................................
8.10
26
27
27
9
.................................
........
Export Control Notice
50
51
52
52
Mechanical, Packaging, and Orderable
Information .............................................. 52
9.1
Packaging Information
..............................
Table of Contents
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
52
5
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
2 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (January 2017) to Revision B
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
6
Page
Changed Section 1.1. Added pin-to-pin compatibility to External system bullet.............................................. 1
Changed Section 1.2 ................................................................................................................ 2
Changed Section 1.3 ................................................................................................................. 2
Deleted Typical Flash Memory Available for Customer Applications table ................................................... 7
Changed footnote (2) in Table 3-1 ................................................................................................. 7
Changed VALUE column in Section 5.2 ......................................................................................... 17
Changed TYP value for Idle in Section 5.4 ...................................................................................... 18
Changed TYP value for Peripheral power domain in Section 5.4 ............................................................ 18
Added footnote in Section 5.5 ..................................................................................................... 19
Changed MAX value for Data rate error tolerance in Section 5.6 ............................................................ 20
Changed TYP value for restricted bands FCC in Section 5.7 ................................................................. 21
Changed TYP value for restricted bands FCC in Section 5.9 ................................................................. 22
Changed TYP value for Out-of-band blocking, 3000 MHz to 12.75 GHz in Section 5.10 ................................. 23
Changed TYP value for restricted bands FCC in Section 5.11 ............................................................... 23
Changed TYP value for Receiver sensitivity in Section 5.12 .................................................................. 23
Changed TYP value for Receiver saturation in Section 5.12 .................................................................. 23
Changed TYP value for restricted bands FCC in Section 5.13 ............................................................... 24
Changed TYP value for Temperature coefficient in Section 5.17............................................................. 25
Changed TYP value for SFDR, VDDS as reference in Section 5.18 ......................................................... 26
Changed TYP value for Offset in Section 5.22 .................................................................................. 27
Revision History
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
3 Device Comparison
Table 3-1. Device Family Overview
Device
PHY Support
Flash (KB)
RAM (KB)
GPIO
Package (1)
CC2640R2Fxxx (2)
Bluetooth low energy
(Normal, High Speed, Long Range)
128
20
31, 15, 14, 10
RGZ, RHB, YFV, RSM
CC2640F128xxx
Bluetooth low energy (Normal)
128
20
31, 15, 10
RGZ, RHB, RSM
CC2650F128xxx
Multi-Protocol (3)
128
20
31, 15, 10
RGZ, RHB, RSM
CC2630F128xxx
IEEE 802.15.4 (/6LoWPAN)
128
20
31, 15, 10
RGZ, RHB, RSM
CC2620F128xxx
IEEE 802.15.4 (RF4CE)
128
20
31, 10
RGZ, RSM
(1)
(2)
(3)
3.1
Package designator replaces the xxx in device name to form a complete device name, RGZ is 7-mm × 7-mm VQFN48,
RHB is 5-mm × 5-mm VQFN32, RSM is 4-mm × 4-mm VQFN32, and YFV is 2.7-mm × 2.7-mm DSBGA.
CC2640R2Fxxx devices contain Bluetooth Low Energy Host & Controller libraries in ROM, leaving more of the 128KB Flash memory
available for the customer application when used with supported BLE-Stack software protocol stack releases. Actual use of ROM and
Flash memory by the protocol stack may vary depending on device software configuration. See www.ti.com for more details.
The CC2650 device supports all PHYs and can be reflashed to run all the supported standards.
Related Products
TI's Wireless Connectivity
The wireless connectivity portfolio offers a wide selection of low-power RF solutions suitable
for a broad range of applications. The offerings range from fully customized solutions to turn
key offerings with pre-certified hardware and software (protocol).
TI's SimpleLink™ Sub-1 GHz Wireless MCUs
Long-range, low-power wireless connectivity solutions are offered in a wide range of
Sub-1 GHz ISM bands.
Companion ProductsCompanion Products
Review products that are frequently purchased or used in conjunction with this product.
SimpleLink™ CC2640R2 Wireless MCU LaunchPad™ Development Kit
The CC2640R2 LaunchPad ™ development kit brings easy Bluetooth® low energy (BLE)
connection to the LaunchPad ecosystem with the SimpleLink ultra-low power CC26xx family
of devices. Compared to the CC2650 LaunchPad, the CC2640R2 LaunchPad provides the
following:
• More free flash memory for the user application in the CC2640R2 wireless MCU
• Out-of-the-box support for Bluetooth 4.2 specification
• 4× faster Over-the-Air download speed compared to Bluetooth 4.1
SimpleLink™ Bluetooth low energy/Multi-standard SensorTag
The new SensorTag IoT kit invites you to realize your cloud-connected product idea. The
new SensorTag now includes 10 low-power MEMS sensors in a tiny red package. And it is
expandable with DevPacks to make it easy to add your own sensors or actuators.
Reference Designs for CC2640
TI Designs Reference Design Library is a robust reference design library spanning analog,
embedded processor and connectivity. Created by TI experts to help you jump-start your
system design, all TI Designs include schematic or block diagrams, BOMs, and design files
to speed your time to market. Search and download designs at ti.com/tidesigns.
Device Comparison
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
7
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
4 Terminal Configuration and Functions
25 JTAG_TCKC
26 DIO_16
27 DIO_17
28 DIO_18
29 DIO_19
30 DIO_20
31 DIO_21
32 DIO_22
33 DCDC_SW
34 VDDS_DCDC
35 RESET_N
Pin Diagram – RGZ Package
36 DIO_23
4.1
DIO_24 37
24 JTAG_TMSC
DIO_25 38
23 DCOUPL
DIO_26 39
22 VDDS3
DIO_27 40
21 DIO_15
DIO_28 41
20 DIO_14
DIO_29 42
19 DIO_13
DIO_30 43
18 DIO_12
VDDS 44
17 DIO_11
VDDR 45
16 DIO_10
X24M_N 46
15 DIO_9
X24M_P 47
14 DIO_8
13 VDDS2
6
7
8
9
DIO_1
DIO_2
DIO_3
DIO_4
DIO_7 12
5
DIO_0
DIO_6 11
4
DIO_5 10
3
X32K_Q2
2
RF_N
X32K_Q1
1
RF_P
VDDR_RF 48
Figure 4-1. RGZ Package
48-Pin VQFN
(7-mm × 7-mm) Pinout, 0.5-mm Pitch
I/O pins marked in Figure 4-1 in bold have high-drive capabilities; they are the following:
• Pin 10, DIO_5
• Pin 11, DIO_6
• Pin 12, DIO_7
• Pin 24, JTAG_TMSC
• Pin 26, DIO_16
• Pin 27, DIO_17
I/O pins marked in Figure 4-1 in italics have analog capabilities; they are the following:
• Pin 36, DIO_23
• Pin 37, DIO_24
• Pin 38, DIO_25
• Pin 39, DIO_26
• Pin 40, DIO_27
• Pin 41, DIO_28
• Pin 42, DIO_29
• Pin 43, DIO_30
8
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
4.2
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Signal Descriptions – RGZ Package
Table 4-1. Signal Descriptions – RGZ Package
NAME
NO.
TYPE
DESCRIPTION
DCDC_SW
33
Power
Output from internal DC/DC (1)
DCOUPL
23
Power
1.27-V regulated digital-supply decoupling capacitor (2)
DIO_0
5
Digital I/O
GPIO, Sensor Controller
DIO_1
6
Digital I/O
GPIO, Sensor Controller
DIO_2
7
Digital I/O
GPIO, Sensor Controller
DIO_3
8
Digital I/O
GPIO, Sensor Controller
DIO_4
9
Digital I/O
GPIO, Sensor Controller
DIO_5
10
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_6
11
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_7
12
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_8
14
Digital I/O
GPIO
DIO_9
15
Digital I/O
GPIO
DIO_10
16
Digital I/O
GPIO
DIO_11
17
Digital I/O
GPIO
DIO_12
18
Digital I/O
GPIO
DIO_13
19
Digital I/O
GPIO
DIO_14
20
Digital I/O
GPIO
DIO_15
21
Digital I/O
GPIO
DIO_16
26
Digital I/O
GPIO, JTAG_TDO, high-drive capability
DIO_17
27
Digital I/O
GPIO, JTAG_TDI, high-drive capability
DIO_18
28
Digital I/O
GPIO
DIO_19
29
Digital I/O
GPIO
DIO_20
30
Digital I/O
GPIO
DIO_21
31
Digital I/O
GPIO
DIO_22
32
Digital I/O
GPIO
DIO_23
36
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_24
37
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_25
38
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_26
39
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_27
40
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_28
41
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_29
42
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_30
43
Digital/Analog I/O
GPIO, Sensor Controller, Analog
JTAG_TMSC
24
Digital I/O
JTAG TMSC, high-drive capability
JTAG_TCKC
25
Digital I/O
JTAG TCKC (3)
RESET_N
35
Digital input
RF_P
1
RF I/O
Positive RF input signal to LNA during RX
Positive RF output signal to PA during TX
RF_N
2
RF I/O
Negative RF input signal to LNA during RX
Negative RF output signal to PA during TX
VDDR
45
Power
1.7-V to 1.95-V supply, typically connect to output of internal DC/DC (2) (4)
VDDR_RF
48
Power
1.7-V to 1.95-V supply, typically connect to output of internal DC/DC (2) (5)
(1)
(2)
(3)
(4)
(5)
Reset, active-low. No internal pullup.
For more details, see the technical reference manual (listed in Section 8.3).
Do not supply external circuitry from this pin.
For design consideration regarding noise immunity for this pin, see the JTAG Interface chapter in the CC13x0, CC26x0 SimpleLink™
Wireless MCU Technical Reference Manual
If internal DC/DC is not used, this pin is supplied internally from the main LDO.
If internal DC/DC is not used, this pin must be connected to VDDR for supply from the main LDO.
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
9
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
Table 4-1. Signal Descriptions – RGZ Package (continued)
NAME
NO.
TYPE
DESCRIPTION
VDDS
44
Power
1.8-V to 3.8-V main chip supply (1)
VDDS2
13
Power
1.8-V to 3.8-V DIO supply (1)
VDDS3
22
Power
1.8-V to 3.8-V DIO supply (1)
VDDS_DCDC
34
Power
1.8-V to 3.8-V DC/DC supply
X32K_Q1
3
Analog I/O
32-kHz crystal oscillator pin 1
X32K_Q2
4
Analog I/O
32-kHz crystal oscillator pin 2
X24M_N
46
Analog I/O
24-MHz crystal oscillator pin 1
X24M_P
47
Analog I/O
24-MHz crystal oscillator pin 2
EGP
10
Power
Ground – Exposed Ground Pad
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
17 DCDC_SW
18 VDDS_DCDC
19 RESET_N
20 DIO_7
21 DIO_8
22 DIO_9
23 DIO_10
Pin Diagram – RHB Package
24 DIO_11
4.3
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
DIO_12 25
16 DIO_6
DIO_13 26
15 DIO_5
DIO_14 27
14 JTAG_TCKC
VDDS 28
13 JTAG_TMSC
VDDR 29
12 DCOUPL
X24M_N 30
11 VDDS2
X24M_P 31
10 DIO_4
1
2
3
4
5
6
7
8
RF_N
RX_TX
X32K_Q1
X32K_Q2
DIO_0
DIO_1
DIO_2
9
RF_P
VDDR_RF 32
DIO_3
Figure 4-2. RHB Package
32-Pin VQFN
(5-mm × 5-mm) Pinout, 0.5-mm Pitch
I/O pins marked in Figure 4-2 in bold have high-drive capabilities; they are the following:
• Pin 8, DIO_2
• Pin 9, DIO_3
• Pin 10, DIO_4
• Pin 13, JTAG_TMSC
• Pin 15, DIO_5
• Pin 16, DIO_6
I/O pins marked in Figure 4-2 in italics have analog capabilities; they are the following:
• Pin 20, DIO_7
• Pin 21, DIO_8
• Pin 22, DIO_9
• Pin 23, DIO_10
• Pin 24, DIO_11
• Pin 25, DIO_12
• Pin 26, DIO_13
• Pin 27, DIO_14
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
11
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
4.4
www.ti.com
Signal Descriptions – RHB Package
Table 4-2. Signal Descriptions – RHB Package
NAME
NO.
TYPE
DESCRIPTION
DCDC_SW
17
Power
Output from internal DC/DC (1)
DCOUPL
12
Power
1.27-V regulated digital-supply decoupling (2)
DIO_0
6
Digital I/O
GPIO, Sensor Controller
DIO_1
7
Digital I/O
GPIO, Sensor Controller
DIO_2
8
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_3
9
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_4
10
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_5
15
Digital I/O
GPIO, High drive capability, JTAG_TDO
DIO_6
16
Digital I/O
GPIO, High drive capability, JTAG_TDI
DIO_7
20
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_8
21
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_9
22
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_10
23
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_11
24
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_12
25
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_13
26
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_14
27
Digital/Analog I/O
GPIO, Sensor Controller, Analog
JTAG_TMSC
13
Digital I/O
JTAG TMSC, high-drive capability
JTAG_TCKC
14
Digital I/O
JTAG TCKC (3)
RESET_N
19
Digital input
RF_N
2
RF I/O
Negative RF input signal to LNA during RX
Negative RF output signal to PA during TX
RF_P
1
RF I/O
Positive RF input signal to LNA during RX
Positive RF output signal to PA during TX
RX_TX
3
RF I/O
Optional bias pin for the RF LNA
VDDR
29
Power
1.7-V to 1.95-V supply, typically connect to output of internal DC/DC (4) (2)
VDDR_RF
32
Power
1.7-V to 1.95-V supply, typically connect to output of internal DC/DC (2) (5)
VDDS
28
Power
1.8-V to 3.8-V main chip supply (1)
VDDS2
11
Power
1.8-V to 3.8-V GPIO supply (1)
VDDS_DCDC
18
Power
1.8-V to 3.8-V DC/DC supply
X32K_Q1
4
Analog I/O
32-kHz crystal oscillator pin 1
X32K_Q2
5
Analog I/O
32-kHz crystal oscillator pin 2
X24M_N
30
Analog I/O
24-MHz crystal oscillator pin 1
X24M_P
31
Analog I/O
24-MHz crystal oscillator pin 2
EGP
(1)
(2)
(3)
(4)
(5)
12
Power
Reset, active-low. No internal pullup.
Ground – Exposed Ground Pad
See technical reference manual (listed in Section 8.3) for more details.
Do not supply external circuitry from this pin.
For design consideration regarding noise immunity for this pin, see the JTAG Interface chapter in the CC13x0, CC26x0 SimpleLink™
Wireless MCU Technical Reference Manual
If internal DC/DC is not used, this pin is supplied internally from the main LDO.
If internal DC/DC is not used, this pin must be connected to VDDR for supply from the main LDO.
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
4.5
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Pin Diagram – YFV (Chip Scale, DSBGA) Package
A1
A2
A3
A4
B1
B2
B3
B4
B5
B6
C1
C2
C3
C4
C5
C6
D1
D2
D3
D4
D5
D6
E1
E2
E3
E4
E5
E6
F1
F2
F3
F4
F5
F6
Figure 4-3. YFV (2.7-mm × 2.7-mm) Pinout, Top View
4.6
Signal Descriptions – YFV (Chip Scale, DSBGA) Package
Table 4-3. Signal Descriptions – YFV Package
NAME
NO.
TYPE
DESCRIPTION
DCDC_SW
D1
Power
Output from internal DC/DC (1)
DCOUPL
F3
Power
1.27-V regulated digital-supply decoupling (2)
DIO_0
C5
Digital I/O
GPIO, Sensor Controller
DIO_1
F6
Digital I/O
GPIO, Sensor Controller
DIO_2
D5
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_3
E5
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_4
F5
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_5
E3
Digital I/O
GPIO, High-drive capability, JTAG_TDO
DIO_6
F1
Digital I/O
GPIO, High-drive capability, JTAG_TDI
DIO_7
D2
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_8
D3
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_9
A1
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_10
C2
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_11
B2
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_12
D4
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_13
B3
Digital/Analog I/O
GPIO, Sensor Controller, Analog
JTAG_TMSC
E4
Digital I/O
JTAG TMSC, high-drive capability
JTAG_TCKC
F2
Digital I/O
JTAG TCKC (3)
RESET_N
E2
Digital input
(1)
(2)
(3)
Reset, active-low. No internal pullup.
For more details, see the technical reference manual (listed in Section 8.3).
Do not supply external circuitry from this pin.
For design consideration regarding noise immunity for this pin, see the JTAG Interface chapter in the CC13x0, CC26x0 SimpleLink™
Wireless MCU Technical Reference Manual
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
13
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
Table 4-3. Signal Descriptions – YFV Package (continued)
NAME
NO.
TYPE
DESCRIPTION
RF_N
B6
RF I/O
Negative RF input signal to LNA during RX
Negative RF output signal to PA during TX
RF_P
B5
RF I/O
Positive RF input signal to LNA during RX
Positive RF output signal to PA during TX
VDDR
A3
Power
1.7-V to 1.95-V supply, typically connect to output of internal DC/DC (4) (2)
VDDR_RF
B4
Power
1.7-V to 1.95-V supply, typically connect to output of internal DC/DC (5) (2)
VDDS
A2
Power
1.8-V to 3.8-V main chip supply (1)
VDDS2
F4
Power
1.8-V to 3.8-V GPIO supply (1)
VDDS_DCDC
C1
Power
1.8-V to 3.8-V DC/DC supply
X32K_Q1
D6
Analog I/O
32-kHz crystal oscillator pin 1
X32K_Q2
E6
Analog I/O
32-kHz crystal oscillator pin 2
X24M_N
C3
Analog I/O
24-MHz crystal oscillator pin 1
X24M_P
C4
Analog I/O
24-MHz crystal oscillator pin 2
A4, B1, C6,
E1
Power
GND
(4)
(5)
14
Ground
If internal DC/DC is not used, this pin is supplied internally from the main LDO.
If internal DC/DC is not used, this pin must be connected to VDDR for supply from the main LDO.
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
17 VSS
18 DCDC_SW
19 VDDS_DCDC
20 VSS
21 RESET_N
22 DIO_5
23 DIO_6
Pin Diagram – RSM Package
24 DIO_7
4.7
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
DIO_8 25
16 DIO_4
DIO_9 26
15 DIO_3
VDDS 27
14 JTAG_TCKC
VDDR 28
13 JTAG_TMSC
VSS 29
12 DCOUPL
X24M_N 30
11 VDDS2
X24M_P 31
10 DIO_2
1
2
3
4
5
6
7
8
RF_N
VSS
RX_TX
X32K_Q1
X32K_Q2
VSS
DIO_0
9
RF_P
VDDR_RF 32
DIO_1
Figure 4-4. RSM Package
32-Pin VQFN
(4-mm × 4-mm) Pinout, 0.4-mm Pitch
I/O pins marked in Figure 4-4 in bold have high-drive capabilities; they are as follows:
• Pin 8, DIO_0
• Pin 9, DIO_1
• Pin 10, DIO_2
• Pin 13, JTAG_TMSC
• Pin 15, DIO_3
• Pin 16, DIO_4
I/O pins marked in Figure 4-4 in italics have analog capabilities; they are as follows:
• Pin 22, DIO_5
• Pin 23, DIO_6
• Pin 24, DIO_7
• Pin 25, DIO_8
• Pin 26, DIO_9
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
15
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
4.8
www.ti.com
Signal Descriptions – RSM Package
Table 4-4. Signal Descriptions – RSM Package
NAME
NO.
TYPE
DESCRIPTION
DCDC_SW
18
Power
Output from internal DC/DC. (1). Tie to ground for external regulator mode
(1.7-V to 1.95-V operation)
DCOUPL
12
Power
1.27-V regulated digital-supply decoupling capacitor (2)
DIO_0
8
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_1
9
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_2
10
Digital I/O
GPIO, Sensor Controller, high-drive capability
DIO_3
15
Digital I/O
GPIO, High-drive capability, JTAG_TDO
DIO_4
16
Digital I/O
GPIO, High-drive capability, JTAG_TDI
DIO_5
22
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_6
23
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_7
24
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_8
25
Digital/Analog I/O
GPIO, Sensor Controller, Analog
DIO_9
26
Digital/Analog I/O
GPIO, Sensor Controller, Analog
JTAG_TMSC
13
Digital I/O
JTAG TMSC
JTAG_TCKC
14
Digital I/O
JTAG TCKC (3)
RESET_N
21
Digital Input
RF_N
2
RF I/O
Negative RF input signal to LNA during RX
Negative RF output signal to PA during TX
RF_P
1
RF I/O
Positive RF input signal to LNA during RX
Positive RF output signal to PA during TX
RX_TX
4
RF I/O
Optional bias pin for the RF LNA
VDDR
28
Power
1.7-V to 1.95-V supply, typically connect to output of internal DC/DC. (2) (4)
VDDR_RF
32
Power
1.7-V to 1.95-V supply, typically connect to output of internal DC/DC (2) (5)
VDDS
27
Power
1.8-V to 3.8-V main chip supply (1)
VDDS2
11
Power
1.8-V to 3.8-V GPIO supply (1)
VDDS_DCDC
19
Power
1.8-V to 3.8-V DC/DC supply. Tie to ground for external regulator mode
(1.7-V to 1.95-V operation).
3, 7, 17, 20,
29
Power
Ground
X32K_Q1
5
Analog I/O
32-kHz crystal oscillator pin 1
X32K_Q2
6
Analog I/O
32-kHz crystal oscillator pin 2
X24M_N
30
Analog I/O
24-MHz crystal oscillator pin 1
X24M_P
31
Analog I/O
24-MHz crystal oscillator pin 2
VSS
EGP
(1)
(2)
(3)
(4)
(5)
16
Power
Reset, active-low. No internal pullup.
Ground – Exposed Ground Pad
See technical reference manual (listed in Section 8.3) for more details.
Do not supply external circuitry from this pin.
For design consideration regarding noise immunity for this pin, see the JTAG Interface chapter in the CC13x0, CC26x0 SimpleLink™
Wireless MCU Technical Reference Manual
If internal DC/DC is not used, this pin is supplied internally from the main LDO.
If internal DC/DC is not used, this pin must be connected to VDDR for supply from the main LDO.
Terminal Configuration and Functions
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
5 Specifications
5.1
Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1) (2)
MIN
MAX
Supply voltage (VDDS, VDDS2,
and VDDS3)
VDDR supplied by internal DC/DC regulator or
internal GLDO. VDDS_DCDC connected to VDDS on
PCB
UNIT
–0.3
4.1
V
Supply voltage (VDDS (3) and
VDDR)
External regulator mode (VDDS and VDDR pins
connected on PCB)
–0.3
2.25
V
Voltage on any digital pin (4) (5)
–0.3
VDDSx + 0.3, max 4.1
V
Voltage on crystal oscillator pins, X32K_Q1, X32K_Q2, X24M_N and X24M_P
–0.3
VDDR + 0.3, max 2.25
V
Voltage scaling enabled
–0.3
VDDS
Voltage scaling disabled, internal reference
–0.3
1.49
Voltage scaling disabled, VDDS as reference
–0.3
VDDS / 2.9
Storage temperature
–40
150
Voltage on ADC input (Vin)
Input RF level
5
Tstg
(1)
(2)
(3)
(4)
(5)
°C
ESD Ratings
VALUE
VESD
VESD
5.3
dBm
All voltage values are with respect to ground, unless otherwise noted.
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
In external regulator mode, VDDS2 and VDDS3 must be at the same potential as VDDS.
Including analog-capable DIO.
Each pin is referenced to a specific VDDSx (VDDS, VDDS2 or VDDS3). For a pin-to-VDDS mapping table, see Table 6-3.
5.2
(1)
(2)
V
Electrostatic discharge
...
RSM, RHB, and RGZ packages
Electrostatic discharge
...
YFV package
Human body model (HBM), per
ANSI/ESDA/JEDEC JS001 (1)
Charged device model (CDM), per JESD22C101 (2)
Human body model (HBM), per
ANSI/ESDA/JEDEC JS001 (1)
Charged device model (CDM), per JESD22C101 (2)
All pins
±2500
RF pins
±500
Non-RF pins
±500
All pins
±1500
RF pins
±500
Non-RF pins
±500
UNIT
V
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
–40
85
°C
1.7
1.95
V
1.8
3.8
V
VDDS < 2.7 V
1.8
3.8
V
VDDS ≥ 2.7 V
1.9
3.8
V
Ambient temperature
Operating supply
voltage (VDDS and
VDDR), external
regulator mode
For operation in 1.8-V systems
(VDDS and VDDR pins connected on PCB, internal DC/DC cannot be used)
Operating supply
voltage VDDS
Operating supply
voltages VDDS2 and
VDDS3
For operation in battery-powered and 3.3-V systems
(internal DC/DC can be used to minimize power consumption)
Operating supply
voltages VDDS2 and
VDDS3
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
UNIT
17
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
5.4
www.ti.com
Power Consumption Summary
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V with internal DC/DC converter, unless
otherwise noted.
PARAMETER
Icore
Core current consumption
TEST CONDITIONS
MIN
TYP
Reset. RESET_N pin asserted or VDDS below
Power-on-Reset threshold
100
Shutdown. No clocks running, no retention
150
Standby. With RTC, CPU, RAM and (partial)
register retention. RCOSC_LF
1.1
Standby. With RTC, CPU, RAM and (partial)
register retention. XOSC_LF
1.3
Standby. With Cache, RTC, CPU, RAM and
(partial) register retention. RCOSC_LF
2.8
Standby. With Cache, RTC, CPU, RAM and
(partial) register retention. XOSC_LF
3.0
Idle. Supply Systems and RAM powered.
650
UNIT
nA
µA
1.45 mA +
31 µA/MHz
Active. Core running CoreMark
Radio RX
MAX
(1)
5.9
Radio RX (2)
6.1
(1)
6.1
Radio TX, 5-dBm output power (2)
9.1
Radio TX, 0-dBm output power
mA
Peripheral Current Consumption (Adds to core current Icore for each peripheral unit activated) (3)
Iperi
(1)
(2)
(3)
18
Peripheral power domain
Delta current with domain enabled
50
µA
Serial power domain
Delta current with domain enabled
13
µA
RF Core
Delta current with power domain enabled, clock
enabled, RF core idle
237
µA
µDMA
Delta current with clock enabled, module idle
130
µA
Timers
Delta current with clock enabled, module idle
113
µA
I2C
Delta current with clock enabled, module idle
12
µA
I2S
Delta current with clock enabled, module idle
36
µA
SSI
Delta current with clock enabled, module idle
93
µA
UART
Delta current with clock enabled, module idle
164
µA
Single-ended RF mode is optimized for size and power consumption. Measured on CC2650EM-4XS.
Differential RF mode is optimized for RF performance. Measured on CC2650EM-5XD.
Iperi is not supported in Standby or Shutdown.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
5.5
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
General Characteristics
Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
FLASH MEMORY
Supported flash erase cycles before
failure (1)
100
k Cycles
Maximum number of write operations
per row before erase (2)
83
write
operations
Years at
105°C
Flash retention
105°C
11.4
Flash page/sector erase current
Average delta current
12.6
4
KB
Average delta current, 4 bytes at a time
8.15
mA
8
ms
8
µs
Flash page/sector size
Flash write current
Flash page/sector erase time (3)
Flash write time
(1)
(2)
(3)
(3)
4 bytes at a time
mA
Aborting flash during erase or program modes is not a safe operation.
Each row is 2048 bits (or 256 Bytes) wide.
This number is dependent on Flash aging and will increase over time and erase cycles.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
19
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
5.6
www.ti.com
125-kbps Coded (Bluetooth 5) – RX
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Receiver sensitivity
Differential mode. Measured at the CC2650EM-5XD
SMA connector, BER = 10–3
–103
dBm
Receiver saturation
Differential mode. Measured at the CC2650EM-5XD
SMA connector, BER = 10–3
>5
dBm
Frequency error tolerance
Difference between the incoming carrier frequency
and the internally generated carrier frequency
–260
310
kHz
Data rate error tolerance
Difference between incoming data rate and the
internally generated data rate (37-byte packets)
–260
260
ppm
Data rate error tolerance
Difference between incoming data rate and the
internally generated data rate (255-byte packets)
–140
140
ppm
Co-channel rejection
(1)
Wanted signal at –79 dBm, modulated interferer in
channel, BER = 10–3
–3
dB
9 / 5 (2)
dB
Selectivity, ±1 MHz
(1)
Wanted signal at –79 dBm, modulated interferer at
±1 MHz, BER = 10–3
Selectivity, ±2 MHz
(1)
Wanted signal at –79 dBm, modulated interferer at
±2 MHz, Image frequency is at –2 MHz, BER = 10–3
43 / 32 (2)
dB
Selectivity, ±3 MHz
(1)
Wanted signal at –79 dBm, modulated interferer at
±3 MHz, BER = 10–3
47 / 42 (2)
dB
Selectivity, ±4 MHz
(1)
Wanted signal at –79 dBm, modulated interferer at
±4 MHz, BER = 10–3
46 / 47 (2)
dB
Selectivity, ±6 MHz
(1)
Wanted signal at –79 dBm, modulated interferer at
±6 MHz, BER = 10–3
49 / 46 (2)
dB
50 / 47 (2)
dB
32
dB
5 / 32 (2)
dB
>46
dB
30 MHz to 2000 MHz
–40
dBm
Out-of-band blocking
2003 MHz to 2399 MHz
–19
dBm
Out-of-band blocking
2484 MHz to 2997 MHz
–22
dBm
Intermodulation
Wanted signal at 2402 MHz, –76 dBm. Two
interferers at 2405 and 2408 MHz respectively, at
the given power level
–42
dBm
Alternate channel rejection, ±7 Wanted signal at –79 dBm, modulated interferer at ≥
MHz (1)
±7 MHz, BER = 10–3
Selectivity, image frequency (1)
Wanted signal at –79 dBm, modulated interferer at
image frequency, BER = 10–3
Selectivity, image frequency
±1 MHz (1)
Note that Image frequency + 1 MHz is the Cochannel –1 MHz. Wanted signal at –79 dBm,
modulated interferer at ±1 MHz from image
frequency, BER = 10–3
Blocker rejection, ±8 MHz and Wanted signal at –79 dBm, modulated interferer at
above (1)
±8 MHz and above, BER = 10–3
Out-of-band blocking
(1)
(2)
(3)
20
(3)
Numbers given as I/C dB.
X / Y, where X is +N MHz and Y is –N MHz.
Excluding one exception at Fwanted / 2, per Bluetooth Specification.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
5.7
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
125-kbps Coded (Bluetooth 5) – TX
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Output power, highest setting
Differential mode, delivered to a single-ended 50-Ω load
through a balun
5
dBm
Output power, highest setting
Measured on CC2650EM-4XS, delivered to a single-ended
50-Ω load
2
dBm
Output power, lowest setting
Delivered to a single-ended 50-Ω load through a balun
–21
dBm
f < 1 GHz, outside restricted bands
–43
dBm
f < 1 GHz, restricted bands ETSI
–65
dBm
f < 1 GHz, restricted bands FCC
–71
dBm
f > 1 GHz, including harmonics
–46
dBm
Spurious emission conducted
measurement (1)
(1)
5.8
Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2
(Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).
500-kbps Coded (Bluetooth 5) – RX
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Receiver sensitivity
Differential mode. Measured at the CC2650EM-5XD
SMA connector, BER = 10–3
–101
dBm
Receiver saturation
Differential mode. Measured at the CC2650EM-5XD
SMA connector, BER = 10–3
>5
dBm
Frequency error tolerance
Difference between the incoming carrier frequency
and the internally generated carrier frequency
–240
240
kHz
Data rate error tolerance
Difference between incoming data rate and the
internally generated data rate (37-byte packets)
–500
500
ppm
Data rate error tolerance
Difference between incoming data rate and the
internally generated data rate (255-byte packets)
–310
330
ppm
Co-channel rejection
(1)
Wanted signal at –72 dBm, modulated interferer in
channel, BER = 10–3
–5
dB
9 / 5 (2)
dB
Selectivity, ±1 MHz
(1)
Wanted signal at –72 dBm, modulated interferer at
±1 MHz, BER = 10–3
Selectivity, ±2 MHz
(1)
Wanted signal at –72 dBm, modulated interferer at
±2 MHz, Image frequency is at –2 MHz, BER = 10–3
41 / 31 (2)
dB
Selectivity, ±3 MHz
(1)
Wanted signal at –72 dBm, modulated interferer at
±3 MHz, BER = 10–3
44 / 41 (2)
dB
Selectivity, ±4 MHz
(1)
Wanted signal at –72 dBm, modulated interferer at
±4 MHz, BER = 10–3
44 / 44 (2)
dB
Selectivity, ±6 MHz
(1)
Wanted signal at –72 dBm, modulated interferer at
±6 MHz, BER = 10–3
44 / 44 (2)
dB
Alternate channel rejection,
±7 MHz (1)
Wanted signal at –72 dBm, modulated interferer at
≥ ±7 MHz, BER = 10–3
44 / 44 (2)
dB
Selectivity, image frequency (1)
Wanted signal at –72 dBm, modulated interferer at
image frequency, BER = 10–3
31
dB
Selectivity, image frequency
±1 MHz (1)
Note that Image frequency + 1 MHz is the Cochannel –1 MHz. Wanted signal at –72 dBm,
modulated interferer at ±1 MHz from image
frequency, BER = 10–3
5 / 41 (2)
dB
44
dB
30 MHz to 2000 MHz
–35
dBm
Out-of-band blocking
2003 MHz to 2399 MHz
–19
dBm
Out-of-band blocking
2484 MHz to 2997 MHz
–19
dBm
Blocker rejection, ±8 MHz and Wanted signal at –72 dBm, modulated interferer at
above (1)
±8 MHz and above, BER = 10–3
Out-of-band blocking
(1)
(2)
(3)
(3)
Numbers given as I/C dB.
X / Y, where X is +N MHz and Y is –N MHz.
Excluding one exception at Fwanted / 2, per Bluetooth Specification.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
21
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
500-kbps Coded (Bluetooth 5) – RX (continued)
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
Intermodulation
5.9
TEST CONDITIONS
MIN
TYP
Wanted signal at 2402 MHz, –69 dBm. Two
interferers at 2405 and 2408 MHz respectively, at
the given power level
MAX
–37
UNIT
dBm
500-kbps Coded (Bluetooth 5) – TX
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Output power, highest setting
Differential mode, delivered to a single-ended 50-Ω load
through a balun
5
dBm
Output power, highest setting
Measured on CC2650EM-4XS, delivered to a single-ended
50-Ω load
2
dBm
Output power, lowest setting
Delivered to a single-ended 50-Ω load through a balun
–21
dBm
f < 1 GHz, outside restricted bands
–43
dBm
f < 1 GHz, restricted bands ETSI
–65
dBm
f < 1 GHz, restricted bands FCC
–71
dBm
f > 1 GHz, including harmonics
–46
dBm
Spurious emission conducted
measurement (1)
(1)
Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2
(Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).
5.10 1-Mbps GFSK (Bluetooth low energy) – RX
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Receiver sensitivity
Differential mode. Measured at the CC2650EM-5XD
SMA connector, BER = 10–3
–97
dBm
Receiver sensitivity
Single-ended mode. Measured on CC2650EM-4XS,
at the SMA connector, BER = 10–3
–96
dBm
Receiver saturation
Differential mode. Measured at the CC2650EM-5XD
SMA connector, BER = 10–3
4
dBm
Receiver saturation
Single-ended mode. Measured on CC2650EM-4XS,
at the SMA connector, BER = 10–3
0
dBm
Frequency error tolerance
Difference between the incoming carrier frequency
and the internally generated carrier frequency
–350
350
kHz
Data rate error tolerance
Difference between incoming data rate and the
internally generated data rate
–750
750
ppm
Co-channel rejection (1)
Wanted signal at –67 dBm, modulated interferer in
channel, BER = 10–3
–6
dB
Selectivity, ±1 MHz (1)
Wanted signal at –67 dBm, modulated interferer at
±1 MHz, BER = 10–3
7 / 3 (2)
dB
Selectivity, ±2 MHz (1)
Wanted signal at –67 dBm, modulated interferer at
±2 MHz, BER = 10–3
34 / 25 (2)
dB
Selectivity, ±3 MHz (1)
Wanted signal at –67 dBm, modulated interferer at
±3 MHz, BER = 10–3
38 / 26 (2)
dB
Selectivity, ±4 MHz (1)
Wanted signal at –67 dBm, modulated interferer at
±4 MHz, BER = 10–3
42 / 29 (2)
dB
Selectivity, ±5 MHz or more (1)
Wanted signal at –67 dBm, modulated interferer at
≥ ±5 MHz, BER = 10–3
32
dB
Selectivity, image frequency (1)
Wanted signal at –67 dBm, modulated interferer at
image frequency, BER = 10–3
25
dB
Selectivity, image frequency
±1 MHz (1)
Wanted signal at –67 dBm, modulated interferer at
±1 MHz from image frequency, BER = 10–3
3 / 26 (2)
dB
(1)
(2)
22
Numbers given as I/C dB.
X / Y, where X is +N MHz and Y is –N MHz.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
1-Mbps GFSK (Bluetooth low energy) – RX (continued)
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
Out-of-band blocking
(3)
TEST CONDITIONS
MIN
TYP
30 MHz to 2000 MHz
MAX
UNIT
–20
dBm
–5
dBm
Out-of-band blocking
2003 MHz to 2399 MHz
Out-of-band blocking
2484 MHz to 2997 MHz
–8
dBm
Out-of-band blocking
3000 MHz to 12.75 GHz
–10
dBm
Intermodulation
Wanted signal at 2402 MHz, –64 dBm. Two
interferers at 2405 and 2408 MHz respectively, at
the given power level
–34
dBm
Spurious emissions,
30 to 1000 MHz
Conducted measurement in a 50-Ω single-ended
load. Suitable for systems targeting compliance with
EN 300 328, EN 300 440 class 2, FCC CFR47, Part
15 and ARIB STD-T-66
–71
dBm
Spurious emissions,
1 to 12.75 GHz
Conducted measurement in a 50-Ω single-ended
load. Suitable for systems targeting compliance with
EN 300 328, EN 300 440 class 2, FCC CFR47, Part
15 and ARIB STD-T-66
–62
dBm
RSSI dynamic range
70
dB
RSSI accuracy
±4
dB
(3)
Excluding one exception at Fwanted / 2, per Bluetooth Specification.
5.11 1-Mbps GFSK (Bluetooth low energy) – TX
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Output power, highest setting
Differential mode, delivered to a single-ended 50-Ω load
through a balun
5
dBm
Output power, highest setting
Measured on CC2650EM-4XS, delivered to a single-ended
50-Ω load
2
dBm
Output power, lowest setting
Delivered to a single-ended 50-Ω load through a balun
–21
dBm
f < 1 GHz, outside restricted bands
–43
dBm
f < 1 GHz, restricted bands ETSI
–65
dBm
f < 1 GHz, restricted bands FCC
–71
dBm
f > 1 GHz, including harmonics
–46
dBm
Spurious emission conducted
measurement (1)
(1)
Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2
(Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).
5.12 2-Mbps GFSK (Bluetooth 5) – RX
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Receiver sensitivity
Differential mode. Measured at the CC2650EM-5XD
SMA connector, BER = 10–3
–91
dBm
Receiver saturation
Differential mode. Measured at the CC2650EM-5XD
SMA connector, BER = 10–3
3
dBm
Frequency error tolerance
Difference between the incoming carrier frequency and
the internally generated carrier frequency
Data rate error tolerance
Difference between incoming data rate and the
internally generated data rate
Co-channel rejection (1)
Wanted signal at –67 dBm, modulated interferer in
channel, BER = 10–3
Selectivity, ±2 MHz (1)
Wanted signal at –67 dBm, modulated interferer at
±2 MHz, Image frequency is at –2 MHz BER = 10–3
(1)
(2)
–300
500
kHz
–1000
1000
ppm
–7
dB
8 / 4 (2)
dB
Numbers given as I/C dB.
X / Y, where X is +N MHz and Y is –N MHz.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
23
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
2-Mbps GFSK (Bluetooth 5) – RX (continued)
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
(1)
Wanted signal at –67 dBm, modulated interferer at
±4 MHz, BER = 10–3
31 / 26
(2)
dB
Selectivity, ±6 MHz (1)
Wanted signal at –67 dBm, modulated interferer at
±6 MHz, BER = 10–3
37 / 38 (2)
dB
Alternate channel rejection,
±7 MHz (1)
Wanted signal at –67 dBm, modulated interferer at
≥ ±7 MHz, BER = 10–3
37 / 36 (2)
dB
Selectivity, image frequency (1)
Wanted signal at –67 dBm, modulated interferer at
image frequency, BER = 10–3
4
dB
Selectivity, image frequency
±2 MHz (1)
Note that Image frequency + 2 MHz is the Co-channel.
Wanted signal at –67 dBm, modulated interferer at
±2 MHz from image frequency, BER = 10–3
–7 / 26 (2)
dB
Out-of-band blocking (3)
30 MHz to 2000 MHz
–33
dBm
Out-of-band blocking
2003 MHz to 2399 MHz
–15
dBm
Out-of-band blocking
2484 MHz to 2997 MHz
–12
dBm
Out-of-band blocking
3000 MHz to 12.75 GHz
–10
dBm
Intermodulation
Wanted signal at 2402 MHz, –64 dBm. Two interferers
at 2405 and 2408 MHz respectively, at the given power
level
–45
dBm
Selectivity, ±4 MHz
(3)
Excluding one exception at Fwanted / 2, per Bluetooth Specification.
5.13 2-Mbps GFSK (Bluetooth 5) – TX
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, fRF = 2440 MHz, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Output power, highest setting
Differential mode, delivered to a single-ended 50-Ω load
through a balun
5
dBm
Output power, highest setting
Measured on CC2650EM-4XS, delivered to a single-ended
50-Ω load
2
dBm
Output power, lowest setting
Delivered to a single-ended 50-Ω load through a balun
–21
dBm
f < 1 GHz, outside restricted bands
–43
dBm
f < 1 GHz, restricted bands ETSI
–65
dBm
f < 1 GHz, restricted bands FCC
–71
dBm
f > 1 GHz, including harmonics
–46
dBm
Spurious emission conducted
measurement (1)
(1)
Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2
(Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).
5.14 24-MHz Crystal Oscillator (XOSC_HF)
Tc = 25°C, VDDS = 3.0 V, unless otherwise noted. (1)
PARAMETER
TEST CONDITIONS
(2)
6 pF < CL ≤ 9 pF
ESR Equivalent series resistance (2)
5 pF < CL ≤ 6 pF
LM Motional inductance (2)
Relates to load capacitance
(CL in Farads)
ESR Equivalent series resistance
CL Crystal load capacitance (2) (3)
MIN
UNIT
20
60
Ω
80
Ω
5
H
9
24
Crystal frequency tolerance (2) (5)
24
MAX
< 1.6 × 10–24 / CL2
Crystal frequency (2) (4)
(1)
(2)
(3)
(4)
(5)
TYP
–40
pF
MHz
40
ppm
Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.
The crystal manufacturer's specification must satisfy this requirement
Adjustable load capacitance is integrated into the device. External load capacitors are not required
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V
Includes initial tolerance of the crystal, drift over temperature, ageing and frequency pulling due to incorrect load capacitance. As per
specification.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
24-MHz Crystal Oscillator (XOSC_HF) (continued)
Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.(1)
PARAMETER
TEST CONDITIONS
MIN
TYP
Start-up time (4) (6)
(6)
MAX
UNIT
150
µs
Kick-started based on a temperature and aging compensated RCOSC_HF using precharge injection.
5.15 32.768-kHz Crystal Oscillator (XOSC_LF)
Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
Crystal frequency
TEST CONDITIONS
MIN
TYP
(1)
UNIT
32.768
Crystal frequency tolerance, Bluetooth lowenergy applications (1) (2)
kHz
–500
ESR Equivalent series resistance (1)
30
CL Crystal load capacitance (1)
(1)
(2)
MAX
6
500
ppm
100
kΩ
12
pF
The crystal manufacturer's specification must satisfy this requirement
Includes initial tolerance of the crystal, drift over temperature, ageing and frequency pulling due to incorrect load capacitance. As per
Bluetooth specification.
5.16 48-MHz RC Oscillator (RCOSC_HF)
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
Frequency
Uncalibrated frequency accuracy
±1%
Calibrated frequency accuracy (1)
±0.25%
Start-up time
(1)
MAX
UNIT
48
MHz
5
µs
Accuracy relative to the calibration source (XOSC_HF).
5.17 32-kHz RC Oscillator (RCOSC_LF)
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
Calibrated frequency
TEST CONDITIONS
MIN
TYP
(1)
UNIT
32.8
Temperature coefficient
(1)
MAX
kHz
80
ppm/°C
The frequency accuracy of the Real Time Clock (RTC) is not directly dependent on the frequency accuracy of the 32-kHz RC Oscillator.
The RTC can be calibrated to an accuracy within ±500 ppm of 32.768 kHz by measuring the frequency error of RCOSC_LF relative to
XOSC_HF and compensating the RTC tick speed. The procedure is explained in Running Bluetooth® Low Energy on CC2640 Without
32 kHz Crystal.
5.18 ADC Characteristics
Tc = 25°C, VDDS = 3.0 V and voltage scaling enabled, unless otherwise noted. (1)
PARAMETER
TEST CONDITIONS
Input voltage range
MIN
TYP
0
Resolution
DNL
INL (4)
(1)
(2)
(3)
(4)
UNIT
V
12
Sample rate
(3)
MAX
VDDS
Bits
200
ksps
Offset
Internal 4.3-V equivalent reference (2)
2
LSB
Gain error
Internal 4.3-V equivalent reference (2)
2.4
LSB
>–1
LSB
±3
LSB
Differential nonlinearity
Integral nonlinearity
Using IEEE Std 1241™-2010 for terminology and test methods.
Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V.
No missing codes. Positive DNL typically varies from +0.3 to +3.5, depending on device (see Figure 5-21).
For a typical example, see Figure 5-22.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
25
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
ADC Characteristics (continued)
Tc = 25°C, VDDS = 3.0 V and voltage scaling enabled, unless otherwise noted.(1)
PARAMETER
ENOB
TEST CONDITIONS
Effective number of bits
THD
MIN
TYP
Internal 4.3-V equivalent reference (2), 200 ksps,
9.6-kHz input tone
9.8
VDDS as reference, 200 ksps, 9.6-kHz input tone
10
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone
11.1
Internal 4.3-V equivalent reference (2), 200 ksps,
9.6-kHz input tone
–65
Total harmonic distortion VDDS as reference, 200 ksps, 9.6-kHz input tone
Signal-to-noise
and
Distortion ratio
Spurious-free dynamic
range
SFDR
(5)
Bits
dB
–71
Internal 4.3-V equivalent reference (2), 200 ksps,
9.6-kHz input tone
60
VDDS as reference, 200 ksps, 9.6-kHz input tone
63
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone
69
Internal 4.3-V equivalent reference
9.6-kHz input tone
UNIT
–69
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone
SINAD,
SNDR
MAX
dB
(2)
, 200 ksps,
67
VDDS as reference, 200 ksps, 9.6-kHz input tone
68
Internal 1.44-V reference, voltage scaling disabled,
32 samples average, 200 ksps, 300-Hz input tone
dB
73
Conversion time
Serial conversion, time-to-output, 24-MHz clock
50
Current consumption
Internal 4.3-V equivalent reference (2)
0.66
mA
Current consumption
VDDS as reference
0.75
mA
Reference voltage
Equivalent fixed internal reference (input voltage scaling
enabled). For best accuracy, the ADC conversion should
be initiated through the TIRTOS API in order to include the
gain/offset compensation factors stored in FCFG1.
4.3 (2) (5)
V
Reference voltage
Fixed internal reference (input voltage scaling disabled).
For best accuracy, the ADC conversion should be initiated
through the TIRTOS API in order to include the gain/offset
compensation factors stored in FCFG1. This value is
derived from the scaled value (4.3 V) as follows:
Vref = 4.3 V × 1408 / 4095
1.48
V
Reference voltage
VDDS as reference (Also known as RELATIVE) (input
voltage scaling enabled)
VDDS
V
Reference voltage
VDDS as reference (Also known as RELATIVE) (input
voltage scaling disabled)
VDDS /
2.82 (5)
V
Input impedance
200 ksps, voltage scaling enabled. Capacitive input, Input
impedance depends on sampling frequency and sampling
time
clockcycles
>1
MΩ
Applied voltage must be within absolute maximum ratings (Section 5.1) at all times.
5.19 Temperature Sensor
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
Resolution
–40
Accuracy
Supply voltage coefficient
26
MAX
4
Range
(1)
TYP
(1)
UNIT
°C
85
°C
±5
°C
3.2
°C/V
Automatically compensated when using supplied driver libraries.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
5.20 Battery Monitor
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
Resolution
TYP
MAX
50
Range
mV
1.8
Accuracy
UNIT
3.8
13
V
mV
5.21 Continuous Time Comparator
Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
MAX
UNIT
Input voltage range
PARAMETER
0
VDDS
V
External reference voltage
0
VDDS
V
Internal reference voltage
TEST CONDITIONS
MIN
DCOUPL as reference
TYP
1.27
Offset
Hysteresis
Decision time
Step from –10 mV to 10 mV
Current consumption when enabled (1)
(1)
V
3
mV
<2
mV
0.72
µs
8.6
µA
Additionally, the bias module must be enabled when running in standby mode.
5.22 Low-Power Clocked Comparator
Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
TEST CONDITIONS
Input voltage range
MIN
TYP
0
Clock frequency
MAX
UNIT
VDDS
V
32
kHz
Internal reference voltage, VDDS / 2
1.49–1.51
V
Internal reference voltage, VDDS / 3
1.01–1.03
V
Internal reference voltage, VDDS / 4
0.78–0.79
V
Internal reference voltage, DCOUPL / 1
1.25–1.28
V
Internal reference voltage, DCOUPL / 2
0.63–0.65
V
Internal reference voltage, DCOUPL / 3
0.42–0.44
V
Internal reference voltage, DCOUPL / 4
0.33–0.34
V
Offset
<5
mV
Hysteresis
<5
mV
<1
clock-cycle
362
nA
Decision time
Step from –50 mV to 50 mV
Current consumption when enabled
5.23 Programmable Current Source
Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
TEST CONDITIONS
Current source programmable output range
Resolution
Current consumption (1)
(1)
Including current source at maximum
programmable output
MIN
TYP
MAX
UNIT
0.25–20
µA
0.25
µA
23
µA
Additionally, the bias module must be enabled when running in standby mode.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
27
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
5.24 Synchronous Serial Interface (SSI)
Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
65024
system
clocks
S1 (1) tclk_per (SSIClk period)
Device operating as SLAVE
S2 (1) tclk_high (SSIClk high time)
Device operating as SLAVE
0.5
tclk_per
S3 (1) tclk_low (SSIClk low time)
Device operating as SLAVE
0.5
tclk_per
S1 (TX only) (1) tclk_per (SSIClk period)
One-way communication to SLAVE Device operating as MASTER
4
65024
system
clocks
S1 (TX and RX) (1) tclk_per (SSIClk period)
Normal duplex operation Device operating as MASTER
8
65024
system
clocks
S2 (1) tclk_high (SSIClk high time)
Device operating as MASTER
0.5
tclk_per
S3 (1) tclk_low (SSIClk low time)
Device operating as MASTER
0.5
tclk_per
(1)
12
Refer to SSI timing diagrams Figure 5-1, Figure 5-2, and Figure 5-3.
S1
S2
SSIClk
S3
SSIFss
SSITx
SSIRx
MSB
LSB
4 to 16 bits
Figure 5-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement
S2
S1
SSIClk
S3
SSIFss
SSITx
MSB
LSB
8-bit control
SSIRx
0
MSB
LSB
4 to 16 bits output data
Figure 5-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer
28
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
S1
S2
SSIClk
(SPO = 0)
S3
SSIClk
(SPO = 1)
SSITx
(Master)
MSB
SSIRx
(Slave)
MSB
LSB
LSB
SSIFss
Figure 5-3. SSI Timing for SPI Frame Format (FRF = 00), With SPH = 1
5.25 DC Characteristics
PARAMETER
TEST CONDITIONS
MIN
TYP
1.32
1.54
MAX
UNIT
TA = 25°C, VDDS = 1.8 V
GPIO VOH at 8-mA load
IOCURR = 2, high-drive GPIOs only
GPIO VOL at 8-mA load
IOCURR = 2, high-drive GPIOs only
GPIO VOH at 4-mA load
IOCURR = 1
GPIO VOL at 4-mA load
IOCURR = 1
0.21
GPIO pullup current
Input mode, pullup enabled, Vpad = 0 V
71.7
µA
GPIO pulldown current
Input mode, pulldown enabled, Vpad = VDDS
21.1
µA
GPIO high/low input transition,
no hysteresis
IH = 0, transition between reading 0 and reading 1
0.88
V
GPIO low-to-high input transition,
with hysteresis
IH = 1, transition voltage for input read as 0 → 1
1.07
V
GPIO high-to-low input transition,
with hysteresis
IH = 1, transition voltage for input read as 1 → 0
0.74
V
GPIO input hysteresis
IH = 1, difference between 0 → 1 and 1 → 0 points
0.33
V
GPIO VOH at 8-mA load
IOCURR = 2, high-drive GPIOs only
2.68
V
GPIO VOL at 8-mA load
IOCURR = 2, high-drive GPIOs only
0.33
V
GPIO VOH at 4-mA load
IOCURR = 1
2.72
V
GPIO VOL at 4-mA load
IOCURR = 1
0.28
V
0.26
1.32
V
0.32
1.58
V
V
0.32
V
TA = 25°C, VDDS = 3.0 V
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
29
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
DC Characteristics (continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
TA = 25°C, VDDS = 3.8 V
GPIO pullup current
Input mode, pullup enabled, Vpad = 0 V
277
µA
GPIO pulldown current
Input mode, pulldown enabled, Vpad = VDDS
113
µA
GPIO high/low input transition,
no hysteresis
IH = 0, transition between reading 0 and reading 1
1.67
V
GPIO low-to-high input transition,
with hysteresis
IH = 1, transition voltage for input read as 0 → 1
1.94
V
GPIO high-to-low input transition,
with hysteresis
IH = 1, transition voltage for input read as 1 → 0
1.54
V
GPIO input hysteresis
IH = 1, difference between 0 → 1 and 1 → 0 points
0.4
V
TA = 25°C
VIH
Lowest GPIO input voltage reliably interpreted as a
«High»
VIL
Highest GPIO input voltage reliably interpreted as a
«Low»
(1)
0.8 VDDS (1)
VDDS (1)
0.2
Each GPIO is referenced to a specific VDDS pin. See the technical reference manual listed in Section 8.3 for more details.
5.26 Thermal Resistance Characteristics
NAME
RSM (°C/W) (1)
DESCRIPTION
(2)
RHB (°C/W) (1)
(2)
RGZ (°C/W) (1)
(2)
YFV (°C/W) (1)
RθJA
Junction-to-ambient thermal resistance
36.9
32.8
29.6
76.2
RθJC(top)
Junction-to-case (top) thermal resistance
30.3
24.0
15.7
0.3
RθJB
Junction-to-board thermal resistance
7.6
6.8
6.2
16.3
PsiJT
Junction-to-top characterization parameter
0.4
0.3
0.3
1.8
PsiJB
Junction-to-board characterization parameter
7.4
6.8
6.2
16.3
RθJC(bot)
Junction-to-case (bottom) thermal resistance
2.1
1.9
1.9
N/A
(1)
(2)
30
(2)
°C/W = degrees Celsius per watt.
These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RθJC] value, which is based on a
JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these
EIA/JEDEC standards:
• JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air).
• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.
• JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.
• JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements.
For RSM, RHB, and RGZ, power dissipation of 2 W and an ambient temperature of 70ºC is assumed. For YFV, power dissipation of 1.3
W and ambient temperature of 25ºC is assumed.
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
5.27 Timing Requirements
MAX
UNIT
Rising supply-voltage slew rate
MIN
0
NOM
100
mV/µs
Falling supply-voltage slew rate
0
20
mV/µs
3
mV/µs
5
°C/s
Falling supply-voltage slew rate, with low-power flash settings (1)
Positive temperature gradient in standby (2)
No limitation for negative
temperature gradient, or
outside standby mode
CONTROL INPUT AC CHARACTERISTICS (3)
RESET_N low duration
(1)
(2)
(3)
1
µs
For smaller coin cell batteries, with high worst-case end-of-life equivalent source resistance, a 22-µF VDDS input capacitor (see
Figure 7-1) must be used to ensure compliance with this slew rate.
Applications using RCOSC_LF as sleep timer must also consider the drift in frequency caused by a change in temperature (see
Section 5.17).
TA = –40°C to +85°C, VDDS = 1.7 V to 3.8 V, unless otherwise noted.
5.28 Switching Characteristics
Measured on the TI CC2650EM-5XD reference design with Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
WAKEUP AND TIMING
Idle → Active
Standby → Active
Shutdown → Active
14
µs
151
µs
1015
µs
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
31
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
5.29 Typical Characteristics
-95
-94
-96
Sensitivity (dBm)
Sensitivity (dBm)
-95
-96
-97
-98
0
10 20 30 40
Temperature (qC)
50
60
70
-99
BLE 5XD Sensitivity
BLE 4XS Sensitivity
-101
1.8
80
Figure 5-4. BLE Sensitivity vs Temperature
2.3
2.8
VDDS (V)
3.3
3.8
D004
Figure 5-5. BLE Sensitivity vs Supply Voltage (VDDS)
6
-95
Sensitivity 5XD
Sensitivity 4XS
-95.5
5
-96
Output Power (dBm)
Sensitivity Level (dBm)
-98
-100
Sensitivity 4XS
Sensitivity 5XD
-99
-40 -30 -20 -10
-97
-96.5
-97
-97.5
-98
4
4XS 2-dBm Setting
5XD 5-dBm Setting
3
2
1
-98.5
-99
2400
0
-40 -30 -20 -10
2410
2420
2430 2440 2450
Frequency (MHz)
2460
2470
2480
10 20 30 40
Temperature (qC)
50
60
70
80
D020
Figure 5-6. BLE Sensitivity vs Channel Frequency
Figure 5-7. TX Output Power vs Temperature
8
6
5-dBm setting (5XD)
0-dBm setting (4XS)
7
5
6
Output Power (dBm)
Output power (dBm)
0
4
3
2
5
4
3
2
1
1
0
1.8
0
5XD 5 dBm Setting
4XS 2 dBm Setting
2.3
2.8
VDDS (V)
3.3
3.8
-1
2400
2410
D003
Figure 5-8. TX Output Power vs Supply Voltage (VDDS)
32
Specifications
2420
2430 2440 2450
Frequency (MHz)
2460
2470
2480
D021
Figure 5-9. TX Output Power
vs Channel Frequency
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Typical Characteristics (continued)
16
14
Current Consumption (mA)
4XS 0-dBm Setting
4XS 2-dBm Setting
5XD 5-dBm Setting
15
TX Current (mA)
13
12
11
10
9
8
7
6
5
4
1.8
2
2.2
2.4
2.6 2.8
3
VDDS (V)
3.2
3.4
3.6
3.8
2.3
2.55
2.8
3.05
Voltage (V)
3.3
3.55
3.8
D016
12
5XD RX Current
4XS RX Current
10
6.6
TX Current (mA)
RX Current (mA)
2.05
Figure 5-11. RX Mode Current vs Supply Voltage (VDDS)
7
6.4
6.2
6
5.8
8
6
4
2
5.6
-40 -30 -20 -10
0
10 20 30 40
Temperature (qC)
50
60
70
5XD 5 dBm Setting
4XS 2 dBm Setting
0
-40 -30 -20 -10
80
D001
Figure 5-12. RX Mode Current Consumption vs Temperature
0
10 20 30 40
Temperature (qC)
50
60
70
80
D002
Figure 5-13. TX Mode Current Consumption vs Temperature
5
3.1
Active Mode Current
Active Mode Current
3.05
Current Consumption (mA)
Active Mode Current Consumpstion (mA)
4XS
5XD
D015
Figure 5-10. TX Current Consumption
vs Supply Voltage (VDDS)
6.8
10.5
10
9.5
9
8.5
8
7.5
7
6.5
6
5.5
5
4.5
4
1.8
3
2.95
2.9
2.85
-40 -30 -20 -10
4.5
4
3.5
3
2.5
0
10 20 30 40
Temperature (qC)
50
60
70
2
1.8
80
2.3
2.8
VDDS (V)
3.3
Figure 5-14. Active Mode (MCU Running, No Peripherals)
Current Consumption vs Temperature
3.8
D007
D006
Figure 5-15. Active Mode (MCU Running, No Peripherals) Current
Consumption vs Supply Voltage (VDDS)
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
33
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
Typical Characteristics (continued)
1006.4
11.4
Fs= 200 kHz, No Averaging
Fs= 200 kHz, 32 samples averaging
1006.2
11
1006
10.8
ADC Code
Effective Number of Bits
11.2
10.6
10.4
10.2
10
1005.8
1005.6
1005.4
1005.2
9.8
1005
9.6
9.4
200 300 500
1000 2000
5000 10000 20000
Input Frequency (Hz)
1004.8
1.8
100000
2.3
2.8
VDDS (V)
D009
Figure 5-16. SoC ADC Effective Number of Bits vs Input
Frequency (Internal Reference, Scaling enabled)
3.3
3.8
D012
Figure 5-17. SoC ADC Output vs Supply Voltage (Fixed Input,
Internal Reference)
10.5
1007.5
ENOB Internal Reference (No Averaging)
ENOB Internal Reference (32 Samples Averaging)
10.4
1007
10.3
10.2
ENOB
ADC Code
1006.5
1006
10.1
10
9.9
1005.5
9.8
1005
9.7
1004.5
-40 -30 -20 -10
0
10 20 30 40
Temperature (qC)
50
60
70
9.6
1k
80
10k
Sampling Frequency (Hz)
D013
Figure 5-18. SoC ADC Output vs Temperature (Fixed Input,
Internal Reference)
100k
200k
D009A
Figure 5-19. SoC ADC ENOB vs Sampling Frequency
(Scaling enabled, input frequency = FS / 10)
5
4.5
Standby Current (PA)
4
3.5
3
2.5
2
1.5
1
0.5
0
-40
-20
0
20
40
Temperature (qC)
60
80
100
D021
Figure 5-20. Standby Mode Supply Current vs Temperature
34
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Typical Characteristics (continued)
3.5
3
2.5
2
DNL
1.5
1
0.5
0
-0.5
-1
4200
4000
3800
3600
3400
3200
3000
2800
2600
2400
2200
2000
1800
1600
1400
1200
1000
800
600
400
200
0
-1.5
D010
ADC Code
Figure 5-21. SoC ADC DNL vs ADC Code (Internal Reference)
3
2
1
INL
0
-1
-2
-3
-4
0
200
400
600
800 1000 1200 1400 1600 1800 2000 2200 2400 2600 2800 3000 3200 3400 3600 3800 4000 4200
ADC Code
D011
Figure 5-22. SoC ADC INL vs ADC Code (Internal Reference)
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
35
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
6 Detailed Description
6.1
Overview
The core modules of the CC26xx product family are shown in Section 6.2.
6.2
Functional Block Diagram
SimpleLink CC26xx Wireless MCU
RF Core
cJTAG
Main CPU:
ROM
ADC
ADC
ARM
Cortex-M3
128-KB
Flash
8-KB
cache
Up to 48 MHz
61 µA/MHz
20-KB
SRAM
Digital PLL
DSP modem
ARM
Cortex-M0
ROM
General Peripherals / Modules
2
4-KB
SRAM
Sensor Controller
4× 32-bit Timers
I C
Sensor Controller Engine
UART
2× SSI (SPI, µW, TI)
12-bit ADC, 200 ks/s
I2S
Watchdog Timer
2× Comparator
10 / 14 / 15 / 31 GPIOs
TRNG
2
SPI-I C Digital Sensor IF
AES
Temp. / Batt. Monitor
Constant Current Source
32 ch. µDMA
RTC
Time-to-digital Converter
2-KB SRAM
DC-DC Converter
Copyright © 2016, Texas Instruments Incorporated
36
Detailed Description
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
6.3
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Main CPU
The SimpleLink™ CC2640R2F Wireless MCU contains an Arm® Cortex®-M3 (CM3) 32-bit CPU, which
runs the application and the higher layers of the protocol stack.
The CM3 processor provides a high-performance, low-cost platform that meets the system requirements
of minimal memory implementation, and low-power consumption, while delivering outstanding
computational performance and exceptional system response to interrupts.
Arm® Cortex®-M3 features include:
• 32-bit Arm® Cortex®-M3 architecture optimized for small-footprint embedded applications
• Outstanding processing performance combined with fast interrupt handling
• Arm® Thumb®-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit
Arm® core in a compact memory size usually associated with 8- and 16-bit devices, typically in the
range of a few kilobytes of memory for microcontroller-class applications:
– Single-cycle multiply instruction and hardware divide
– Atomic bit manipulation (bit-banding), delivering maximum memory use and streamlined peripheral
control
– Unaligned data access, enabling data to be efficiently packed into memory
• Fast code execution permits slower processor clock or increases sleep mode time
• Harvard architecture characterized by separate buses for instruction and data
• Efficient processor core, system, and memories
• Hardware division and fast digital-signal-processing oriented multiply accumulate
• Saturating arithmetic for signal processing
• Deterministic, high-performance interrupt handling for time-critical applications
• Enhanced system debug with extensive breakpoint and trace capabilities
• Serial wire trace reduces the number of pins required for debugging and tracing
• Migration from the ARM7™ processor family for better performance and power efficiency
• Optimized for single-cycle flash memory use
• Ultra-low-power consumption with integrated sleep modes
• 1.25 DMIPS per MHz
6.4
RF Core
The RF Core contains an Arm® Cortex®-M0 processor that interfaces the analog RF and base-band
circuits, handles data to and from the system side, and assembles the information bits in a given packet
structure. The RF core offers a high level, command-based API to the main CPU.
The RF core is capable of autonomously handling the time-critical aspects of the radio protocols
(Bluetooth® low energy) thus offloading the main CPU and leaving more resources for the user
application.
The RF core has a dedicated 4-KB SRAM block and runs initially from separate ROM memory. The Arm®
Cortex®-M0 processor is not programmable by customers.
Detailed Description
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
37
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
6.5
www.ti.com
Sensor Controller
The Sensor Controller contains circuitry that can be selectively enabled in standby mode. The peripherals
in this domain may be controlled by the Sensor Controller Engine, which is a proprietary power-optimized
CPU. This CPU can read and monitor sensors or perform other tasks autonomously, thereby significantly
reducing power consumption and offloading the main CM3 CPU. The GPIOs that can be connected to the
Sensor Controller are listed in Table 6-1.
The Sensor Controller is set up using a PC-based configuration tool, called Sensor Controller Studio, and
potential use cases may be (but are not limited to):
• Analog sensors using integrated ADC
• Digital sensors using GPIOs, bit-banged I2C, and SPI
• UART communication for sensor reading or debugging
• Capacitive sensing
• Waveform generation
• Pulse counting
• Keyboard scan
• Quadrature decoder for polling rotation sensors
• Oscillator calibration
NOTE
Texas Instruments provides application examples for some of these use cases, but not for all
of them.
The peripherals in the Sensor Controller include the following:
• The low-power clocked comparator can be used to wake the device from any state in which the
comparator is active. A configurable internal reference can be used in conjunction with the comparator.
The output of the comparator can also be used to trigger an interrupt or the ADC.
• Capacitive sensing functionality is implemented through the use of a constant current source, a timeto-digital converter, and a comparator. The continuous time comparator in this block can also be used
as a higher-accuracy alternative to the low-power clocked comparator. The Sensor Controller will take
care of baseline tracking, hysteresis, filtering and other related functions.
• The ADC is a 12-bit, 200-ksamples/s ADC with eight inputs and a built-in voltage reference. The ADC
can be triggered by many different sources, including timers, I/O pins, software, the analog
comparator, and the RTC.
• The Sensor Controller also includes a SPI–I2C digital interface.
• The analog modules can be connected to up to eight different GPIOs.
The peripherals in the Sensor Controller can also be controlled from the main application processor.
38
Detailed Description
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Table 6-1. GPIOs Connected to the Sensor Controller (1)
(1)
6.6
ANALOG
CAPABLE
7 × 7 RGZ
DIO NUMBER
5 × 5 RHB
DIO NUMBER
2.7 × 2.7 YFV
DIO NUMBER
4 × 4 RSM
DIO NUMBER
Y
30
14
Y
29
13
13
Y
28
12
12
Y
27
11
11
9
Y
26
9
9
8
Y
25
10
10
7
Y
24
8
8
6
Y
23
7
7
5
N
7
4
4
2
N
6
3
3
1
N
5
2
2
0
N
4
1
1
N
3
0
0
N
2
N
1
N
0
Depending on the package size, up to 16 pins can be connected to the Sensor Controller. Up to 8 of
these pins can be connected to analog modules.
Memory
The Flash memory provides nonvolatile storage for code and data. The Flash memory is in-system
programmable.
The SRAM (static RAM) can be used for both storage of data and execution of code and is split into two
4-KB blocks and two 6-KB blocks. Retention of the RAM contents in standby mode can be enabled or
disabled individually for each block to minimize power consumption. In addition, if flash cache is disabled,
the 8-KB cache can be used as a general-purpose RAM.
The ROM provides preprogrammed embedded TI-RTOS kernel, Driverlib, and lower layer protocol stack
software (Bluetooth low energy Controller). It also contains a bootloader that can be used to reprogram
the device using SPI or UART. For CC2640R2Fxxx devices, the ROM contains Bluetooth 4.2 low energy
host- and controller software libraries, leaving more of the flash memory available for the customer
application.
6.7
Debug
The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1)
interface.
Detailed Description
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
39
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
6.8
www.ti.com
Power Management
To minimize power consumption, the CC2640R2F device supports a number of power modes and power
management features (see Table 6-2).
Table 6-2. Power Modes
SOFTWARE CONFIGURABLE POWER MODES
ACTIVE
IDLE
STANDBY
SHUTDOWN
RESET PIN
HELD
CPU
Active
Off
Off
Off
Off
Flash
On
Available
Off
Off
Off
SRAM
On
On
On
Off
Off
Radio
Available
Available
Off
Off
Off
MODE
Supply System
Current
Wake-up Time to CPU Active (1)
Register Retention
SRAM Retention
On
On
Duty Cycled
Off
Off
1.45 mA + 31 µA/MHz
550 µA
1 µA
0.15 µA
0.1 µA
–
14 µs
151 µs
1015 µs
1015 µs
Full
Full
Partial
No
No
Full
Full
Full
No
No
High-Speed Clock
XOSC_HF or
RCOSC_HF
XOSC_HF or
RCOSC_HF
Off
Off
Off
Low-Speed Clock
XOSC_LF or
RCOSC_LF
XOSC_LF or
RCOSC_LF
XOSC_LF or
RCOSC_LF
Off
Off
Peripherals
Available
Available
Off
Off
Off
Sensor Controller
Available
Available
Available
Off
Off
Wake up on RTC
Available
Available
Available
Off
Off
Wake up on Pin Edge
Available
Available
Available
Available
Off
Wake up on Reset Pin
Available
Available
Available
Available
Available
Brown Out Detector (BOD)
Active
Active
Duty Cycled
Off
N/A
Power On Reset (POR)
Active
Active
Active
Active
N/A
(1)
Not including RTOS overhead
In active mode, the application CM3 CPU is actively executing code. Active mode provides normal
operation of the processor and all of the peripherals that are currently enabled. The system clock can be
any available clock source (see Table 6-2).
In idle mode, all active peripherals can be clocked, but the Application CPU core and memory are not
clocked and no code is executed. Any interrupt event will bring the processor back into active mode.
In standby mode, only the always-on domain (AON) is active. An external wake-up event, RTC event, or
sensor-controller event is required to bring the device back to active mode. MCU peripherals with retention
do not need to be reconfigured when waking up again, and the CPU continues execution from where it
went into standby mode. All GPIOs are latched in standby mode.
In shutdown mode, the device is turned off entirely, including the AON domain and the Sensor Controller.
The I/Os are latched with the value they had before entering shutdown mode. A change of state on any
I/O pin defined as a wake-up from Shutdown pin wakes up the device and functions as a reset trigger. The
CPU can differentiate between a reset in this way, a reset-by-reset pin, or a power-on-reset by reading the
reset status register. The only state retained in this mode is the latched I/O state and the Flash memory
contents.
The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor
Controller independently of the main CPU, which means that the main CPU does not have to wake up, for
example, to execute an ADC sample or poll a digital sensor over SPI. The main CPU saves both current
and wake-up time that would otherwise be wasted. The Sensor Controller Studio enables the user to
configure the sensor controller and choose which peripherals are controlled and which conditions wake up
the main CPU.
40
Detailed Description
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
6.9
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Clock Systems
The CC2640R2F supports two external and two internal clock sources.
A 24-MHz crystal is required as the frequency reference for the radio. This signal is doubled internally to
create a 48-MHz clock.
The 32-kHz crystal is optional. Bluetooth low energy requires a slow-speed clock with better than
±500 ppm accuracy if the device is to enter any sleep mode while maintaining a connection. The internal
32-kHz RC oscillator can in some use cases be compensated to meet the requirements. The low-speed
crystal oscillator is designed for use with a 32-kHz watch-type crystal.
The internal high-speed oscillator (48-MHz) can be used as a clock source for the CPU subsystem.
The internal low-speed oscillator (32.768-kHz) can be used as a reference if the low-power crystal
oscillator is not used.
The 32-kHz clock source can be used as external clocking reference through GPIO.
6.10 General Peripherals and Modules
The I/O controller controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals
to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a
programmable pullup and pulldown function and can generate an interrupt on a negative or positive edge
(configurable). When configured as an output, pins can function as either push-pull or open-drain. Five
GPIOs have high drive capabilities (marked in bold in Section 4).
The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and Texas
Instruments synchronous serial interfaces. The SSIs support both SPI master and slave up to 4 MHz.
The UART implements a universal asynchronous receiver/transmitter function. It supports flexible baudrate generation up to a maximum of 3 Mbps .
Timer 0 is a general-purpose timer module (GPTM), which provides two 16-bit timers. The GPTM can be
configured to operate as a single 32-bit timer, dual 16-bit timers or as a PWM module.
Timer 1, Timer 2, and Timer 3 are also GPTMs. Each of these timers is functionally equivalent to Timer 0.
In addition to these four timers, the RF core has its own timer to handle timing for RF protocols; the RF
timer can be synchronized to the RTC.
The I2C interface is used to communicate with devices compatible with the I2C standard. The I2C interface
is capable of 100-kHz and 400-kHz operation, and can serve as both I2C master and I2C slave.
The TRNG module provides a true, nondeterministic noise source for the purpose of generating keys,
initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring
oscillators that create unpredictable output to feed a complex nonlinear combinatorial circuit.
The watchdog timer is used to regain control if the system fails due to a software error after an external
device fails to respond as expected. The watchdog timer can generate an interrupt or a reset when a
predefined time-out value is reached.
Detailed Description
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
41
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
The device includes a direct memory access (µDMA) controller. The µDMA controller provides a way to
offload data transfer tasks from the CM3 CPU, allowing for more efficient use of the processor and the
available bus bandwidth. The µDMA controller can perform transfer between memory and peripherals. The
µDMA controller has dedicated channels for each supported on-chip module and can be programmed to
automatically perform transfers between peripherals and memory as the peripheral is ready to transfer
more data. Some features of the µDMA controller include the following (this is not an exhaustive list):
• Highly flexible and configurable channel operation of up to 32 channels
• Transfer modes:
– Memory-to-memory
– Memory-to-peripheral
– Peripheral-to-memory
– Peripheral-to-peripheral
• Data sizes of 8, 16, and 32 bits
The AON domain contains circuitry that is always enabled, except for in Shutdown (where the digital
supply is off). This circuitry includes the following:
• The RTC can be used to wake the device from any state where it is active. The RTC contains three
compare and one capture registers. With software support, the RTC can be used for clock and
calendar operation. The RTC is clocked from the 32-kHz RC oscillator or crystal. The RTC can also be
compensated to tick at the correct frequency even when the internal 32-kHz RC oscillator is used
instead of a crystal.
• The battery monitor and temperature sensor are accessible by software and give a battery status
indication as well as a coarse temperature measure.
6.11 Voltage Supply Domains
The CC2640R2F device can interface to two or three different voltage domains depending on the package
type. On-chip level converters ensure correct operation as long as the signal voltage on each input/output
pin is set with respect to the corresponding supply pin (VDDS, VDDS2 or VDDS3). Table 6-3 lists the pinto-VDDS mapping.
Table 6-3. Pin Function to VDDS Mapping Table
Package
VQFN 7 × 7 (RGZ)
VQFN 5 × 5 (RHB)
VQFN 4 × 4
(RSM)
DSBGA (YFV)
VDDS (1)
DIO 23–30
Reset_N
DIO 7–14
Reset_N
DIO 5–9
Reset_N
DIO 7–13
Reset_N
VDDS2
DIO 0–11
DIO 0–6
JTAG
DIO 0–4
JTAG
DIO 0–6
JTAG
VDDS3
DIO 12–22
JTAG
N/A
N/A
N/A
(1)
VDDS_DCDC must be connected to VDDS on the PCB.
6.12 System Architecture
Depending on the product configuration, CC26xx can function either as a Wireless Network Processor
(WNP—an IC running the wireless protocol stack, with the application running on a separate MCU), or as
a System-on-Chip (SoC), with the application and protocol stack running on the Arm® Cortex®-M3 core
inside the device.
In the first case, the external host MCU communicates with the device using SPI or UART. In the second
case, the application must be written according to the application framework supplied with the wireless
protocol stack.
42
Detailed Description
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
7 Application, Implementation, and Layout
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI's customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
7.1
Application Information
Very few external components are required for the operation of the CC2640R2F device. This section
provides some general information about the various configuration options when using the CC2640R2F in
an application, and then shows two examples of application circuits with schematics and layout. This is
only a small selection of the many application circuit examples available as complete reference designs
from the product folder on www.ti.com.
Figure 7-1 shows the various RF front-end configuration options. The RF front end can be used in
differential- or single-ended configurations with the options of having internal or external biasing. These
options allow for various trade-offs between cost, board space, and RF performance. Differential operation
with external bias gives the best performance while single-ended operation with internal bias gives the
least amount of external components and the lowest power consumption. Reference designs exist for
each of these options.
Red = Not necessary if internal bias is used
6.8 pF
Antenna
(50 Ohm)
Pin 3 (RXTX)
2.4 nH
1 pF
10µF
To VDDR
pins
Pin 2 (RF N)
6.2±6.8 nH
Pin 1 (RF P)
Optional
inductor.
Only
needed for
10µH
DCDC
operation
2.4±2.7 nH
Differential
operation
2 nH
2 nH
12 pF
1 pF
1 pF
Antenna
(50 Ohm)
Red = Not necessary if internal bias is used
CC26xx
DCDC_SW
VDDS_DCDC
(GND exposed die
attached pad )
input
decoupling
10µF±22µF
Pin 3/4 (RXTX)
Pin 2 (RF N)
15 nH
Pin 1 (RF P)
2 nH
Pin 2 (RF N)
Pin 1 (RF P)
Single ended
operation
12 pF
1.2 pF
1.2 pF
Antenna
(50 Ohm)
Red = Not necessary if internal bias is used
Pin 3 (RXTX)
15 nH
24MHz
XTAL
(Load caps
on chip)
2 nH
Pin 2 (RF N)
12 pF
Single ended
operation with 2
antennas
1.2 pF
1.2 pF
Antenna
(50 Ohm)
15 nH
2 nH
Pin 1 (RF P)
12 pF
1.2 pF
1.2 pF
Copyright © 2016, Texas Instruments Incorporated
Figure 7-1. CC2640R2F Application Circuit
Application, Implementation, and Layout
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
43
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
www.ti.com
Figure 7-2 shows the various supply voltage configuration options. Not all power supply decoupling
capacitors or digital I/Os are shown. Exact pin positions will vary between the different package options.
For a detailed overview of power supply decoupling and wiring, see the TI reference designs and the
CC26xx technical reference manual (Section 8.3).
Internal DC-DC Regulator
Internal LDO Regulator
To All VDDR Pins
External Regulator
To All VDDR Pins
10 F
Ext.
Regulator
1.7 V±1.95 V to All VDDR- and VDDS Pins Except VDDS_DCDC
10 F
VDDS
VDDS
2.2 F
VDDS
VDDS
10 H
CC26xx
DCDC_SW Pin
VDDS_DCDC Pin
CC26xx
Pin 3/4 (RXTX)
(GND Exposed Die
Attached Pad)
Pin 2 (RF N)
NC
VDDS_DCDC Pin
Pin 2 (RF N)
Pin 1 (RF P)
VDDS_DCDC
Input Decoupling
10 F±22 F
DCDC_SW Pin
VDDS_DCDC Pin
(GND Exposed Die
Attached Pad)
Pin 1 (RF P)
Pin 3/4 (RXTX)
Pin 2 (RF N)
Pin 1 (RF P)
VDDS_DCDC
Input Decoupling
10 F±22 F
VDDR
VDDR
VDDR
VDDR
24-MHz XTAL
(Load Caps on Chip)
1.8 V±3.8 V
to All VDDS Pins
CC26xx
Pin 3/4 (RXTX)
(GND Exposed Die
Attached Pad)
24-MHz XTAL
(Load Caps
on Chip)
24-MHz XTAL
(Load Caps on Chip)
1.8 V±3.8 V
Supply Voltage
To All VDDS Pins
Copyright © 2016, Texas Instruments Incorporated
Figure 7-2. Supply Voltage Configurations
44
Application, Implementation, and Layout
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
7.2
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
5 × 5 External Differential (5XD) Application Circuit
VDD_EB
VDDS
BLM18HE152SN1
2
1
FL1
VDDS Decoupling Capacitors
Pin 11
VDDR
Pin 18
Pin 28
DCDC_SW 2
C2
C3
C4
C6
C7
DNM
100 nF
100 nF
10 µF
100 nF
L1
VDDR Decoupling Capacitors
Pin 29
1
10 uH
C8
C9
10 µF
100 nF
Pin 32
C10
C16
100 nF
DNM
Place L1 and
C8 close to pin 17
VDDS
VDDR
U1
VDDS
R1
100 k
nRESET
DIO_0
DIO_1
DIO_2
DIO_3
DIO_4
DIO_5/JTAG_TDO
DIO_6/JTAG_TDI
DIO_7
DIO_8
DIO_9
DIO_10
DIO_11
DIO_12
DIO_13
DIO_14
6
7
8
9
10
15
16
20
21
22
23
24
25
26
27
JTAG_TCK
J TAG_TMS
19
14
13
C20
100 nF
12
C19
1 µF
33
DIO_0
DIO_1
DIO_2
DIO_3
DIO_4
DIO_5
DIO_6
DIO_7
DIO_8
DIO_9
DIO_10
DIO_11
DIO_12
DIO_13
DIO_14
VDDS
VDDS2
VDDS_DCDC
VDDR
VDDR
28
11
18
29
32
X24M_P
X24M_N
RESET_N
JTAG_TCKC
JTAG_TMSC
X32K_Q2
X32K_Q1
3
2
1
31
30
50-Ω
Antenna
1
17 DCDC_SW
DCDC_SW
RX_TX
RF_N
RF_P
C31
6.8 pF
RX_TX
RFN
L21
2.4 nH
2
1
C21
1 pF
L10
6.2 nH
X24M_P
X24M_N
RFP
5
4
2
1
L11
1
2
2.7 nH
C11
L12
2
1 L13 2
C12 2 nH
C13
DNM
1 pF
2 nH
1 pF
DCOUPL
VSS
CC2650F128RHB
Y2
24 MHz
Y1
32.768 kHz
3
1
C17
12 pF
C18
C22
12 pF DNM
C23
2
4
DNM
Copyright © 2016, Texas Instruments Incorporated
Figure 7-3. 5 × 5 External Differential (5XD) Application Circuit
Application, Implementation, and Layout
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
45
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
7.2.1
www.ti.com
Layout
Figure 7-4. 5 × 5 External Differential (5XD) Layout
46
Application, Implementation, and Layout
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
7.3
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
4 × 4 External Single-ended (4XS) Application Circuit
VDD_EB
VDDS
FL1
2
Pin 11
1
BLM18HE152SN1
VDDR
VDDS Decoupling Capacitors
Pin 19
Pin 27
C2
DCDC_SW 1
DNM
C4
100 nF
Pin 32
C8
C6
100 nF
10 µF
VDDR Decoupling Capacitors
Pin 28
2
10 µH
C5
C3
100 nF
L1
C9
100 nF
10 µF
C16
C10
100 nF
DNM
Place L1 and
C8 close to pin 18
VDDS
VDDR
U1
VDDS
R1
100 k
DIO_0
DIO_1
DIO_2
DIO_3/JTAG_TDO
DIO_4/JTAG_TDI
DIO_5
DIO_6
DIO_7
DIO_8
DIO_9
8
9
10
15
16
22
23
24
25
26
nRESET
nRESET
JTAG_TCK
JTAG_TMS
C20
100 nF
21
14
13
12
C19
1 µF
3
7
17
20
29
33
DIO_0
DIO_1
DIO_2
DIO_3
DIO_4
DIO_5
DIO_6
DIO_7
DIO_8
DIO_9
VDDS
VDDS2
VDDS_DCDC
VDDR
VDDR
DCDC_SW
27
11
19
28
32
RF_N used for RX biasing.
L21 may be removed at the
cost of 1 dB degraded
sensitivity
DCDC_SW
18
4
RX/TX
RF_N
RF_P
RESET_N
JTAG_TCKC
JTAG_TMSC
1
2
1
RF_P
31
30
X24M_P
X24M_N
L21
2
15 nH
1
C12
X24M_P
X24M_N
DCOUPL
X32K_Q2
X32K_Q1
VSS
VSS
VSS
VSS
VSS
EGP
50-Ω
Antenna
L12
2 nH
1.2 pF
C14
2
C13
12 pF
1.2 pF
6
5
CC26XX_4X4
Y2
24 MHz
Y1
32.768 kHz
C17
12 pF
3
1
C18
12 pF
C22
DNM
C23
2
4
DNM
Copyright © 2016, Texas Instruments Incorporated
Figure 7-5. 4 × 4 External Single-ended (4XS) Application Circuit
Application, Implementation, and Layout
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
47
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
7.3.1
www.ti.com
Layout
Figure 7-6. 4 × 4 External Single-ended (4XS) Layout
48
Application, Implementation, and Layout
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
8 Device and Documentation Support
8.1
Device Nomenclature
To designate the stages in the product development cycle, TI assigns prefixes to all pre-production part
numbers or date-code markings. Each device has one of three prefixes/identifications: X, P, or null (no
prefix) (for example, CC2640R2F is in production; therefore, no prefix/identification is assigned).
Device development evolutionary flow:
X
Experimental device that is not necessarily representative of the final device's electrical
specifications and may not use production assembly flow.
P
Prototype device that is not necessarily the final silicon die and may not necessarily meet
final electrical specifications.
null
Production version of the silicon die that is fully qualified.
Production devices have been characterized fully, and the quality and reliability of the device have been
demonstrated fully. TI's standard warranty applies.
Predictions show that prototype devices (X or P) have a greater failure rate than the standard production
devices. Texas Instruments recommends that these devices not be used in any production system
because their expected end-use failure rate still is undefined. Only qualified production devices are to be
used.
TI device nomenclature also includes a suffix with the device family name. This suffix indicates the
package type (for example, ).
For orderable part numbers of the CC2640R2F device RSM, RHB, RGZ, or YFV package types, see the
Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales
representative.
CC26 xx
yyy
zzz
(R/T)
PREFIX
X = Experimental device
Blank = Qualified device
R = Large Reel
T = Small Reel
DEVICE FAMILY
SimpleLink™ Multistandard
Wireless MCU
DEVICE
40 = Bluetooth
PACKAGE DESIGNATOR
RGZ = 48-pin VQFN (Very Thin Quad Flatpack No-Lead)
RHB = 32-pin VQFN (Very Thin Quad Flatpack No-Lead)
RSM = 32-pin VQFN (Very Thin Quad Flatpack No-Lead)
YFV = 34-pin DSBGA (Die-Size Ball Grid Array)
ROM version
F128 = ROM version 1
R2F = ROM version 2
Figure 8-1. Device Nomenclature
Device and Documentation Support
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
49
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
8.2
www.ti.com
Tools and Software
TI offers an extensive line of development tools, including tools to evaluate the performance of the
processors, generate code, develop algorithm implementations, and fully integrate and debug software
and hardware modules.
The following products support development of the CC2640R2F device applications:
Software Tools:
SmartRF Studio 7 is a PC application that helps designers of radio systems to easily evaluate the RF-IC
at an early stage in the design process.
• Test functions for sending and receiving radio packets, continuous wave transmit and receive
• Evaluate RF performance on custom boards by wiring it to a supported evaluation board or debugger
• Can also be used without any hardware, but then only to generate, edit and export radio configuration
settings
• Can be used in combination with several development kits for Texas Instruments’ CCxxxx RF-ICs
Sensor Controller Studio provides a development environment for the CC26xx Sensor Controller. The
Sensor Controller is a proprietary, power-optimized CPU in the CC26xx, which can perform simple
background tasks autonomously and independent of the System CPU state.
• Allows for Sensor Controller task algorithms to be implemented using a C-like programming language
• Outputs a Sensor Controller Interface driver, which incorporates the generated Sensor Controller
machine code and associated definitions
• Allows for rapid development by using the integrated Sensor Controller task testing and debugging
functionality. This allows for live visualization of sensor data and algorithm verification.
IDEs and Compilers:
Code Composer Studio™ Integrated Development Environment (IDE):
• Integrated development environment with project management tools and editor
• Code Composer Studio (CCS) 7.0 and later has built-in support for the CC26xx device family
• Best support for XDS debuggers; XDS100v3, XDS110 and XDS200
• High integration with TI-RTOS with support for TI-RTOS Object View
IAR Embedded Workbench® for Arm®:
• Integrated development environment with project management tools and editor
• IAR EWARM 7.80.1 and later has built-in support for the CC26xx device family
• Broad debugger support, supporting XDS100v3, XDS200, IAR I-Jet and Segger J-Link
• Integrated development environment with project management tools and editor
• RTOS plugin available for TI-RTOS
For a complete listing of development-support tools for the CC2640R2F platform, visit the Texas
Instruments website at www.ti.com. For information on pricing and availability, contact the nearest TI field
sales office or authorized distributor.
50
Device and Documentation Support
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
CC2640R2F
www.ti.com
8.3
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
Documentation Support
To receive notification of documentation updates, navigate to the device product folder on ti.com
(CC2640R2F). In the upper right corner, click on Alert me to register and receive a weekly digest of any
product information that has changed. For change details, review the revision history included in any
revised document.
The current documentation that describes the CC2640R2F devices, related peripherals, and other
technical collateral is listed in the following.
Technical Reference Manual
CC13xx, CC26xx SimpleLink™ Wireless MCU Technical Reference Manual
8.4
SPACER
Texas Instruments Low-Power RF Website
Texas Instruments' Low-Power RF website has all the latest products, application and design notes, FAQ
section, news and events updates. Go to www.ti.com/lprf.
8.5
Low-Power RF eNewsletter
The Low-Power RF eNewsletter is up-to-date on new products, news releases, developers’ news, and
other news and events associated with low-power RF products from TI. The Low-Power RF eNewsletter
articles include links to get more online information.
Sign up at: www.ti.com/lprfnewsletter
8.6
Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help —
straight from the experts. Search existing answers or ask your own question to get the quick design help
you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications
and do not necessarily reflect TI's views; see TI's Terms of Use.
8.7
Trademarks
SmartRF, Code Composer Studio, LaunchPad, E2E are trademarks of Texas Instruments.
ARM7 is a trademark of Arm Limited (or its subsidiaries).
Arm, Cortex, Thumb are registered trademarks of Arm Limited (or its subsidiaries).
Bluetooth is a registered trademark of Bluetooth SIG Inc.
CoreMark is a registered trademark of Embedded Microprocessor Benchmark Consortium.
IAR Embedded Workbench is a registered trademark of IAR Systems AB.
IEEE Std 1241 is a trademark of Institute of Electrical and Electronics Engineers, Incorporated.
Wi-Fi is a registered trademark of Wi-Fi Alliance.
ZigBee is a registered trademark of ZigBee Alliance.
All other trademarks are the property of their respective owners.
Device and Documentation Support
Copyright © 2016–2020, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: CC2640R2F
51
CC2640R2F
SWRS204B – DECEMBER 2016 – REVISED JANUARY 2020
8.8
www.ti.com
Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
8.9
Export Control Notice
Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data
(as defined by the U.S., EU, and other Export Administration Regulations) including software, or any
controlled product restricted by other applicable national regulations, received from disclosing party under
nondisclosure obligations (if any), or any direct product of such technology, to any destination to which
such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior
authorization from U.S. Department of Commerce and other competent Government authorities to the
extent required by those laws.
8.10 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
9 Mechanical, Packaging, and Orderable Information
9.1
Packaging Information
The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and
revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
52
Mechanical, Packaging, and Orderable Information
Submit Documentation Feedback
Product Folder Links: CC2640R2F
Copyright © 2016–2020, Texas Instruments Incorporated
PACKAGE OPTION ADDENDUM
www.ti.com
9-Apr-2019
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
CC2640R2FRGZR
ACTIVE
VQFN
RGZ
48
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU |
CU NIPDAUAG
Level-3-260C-168 HR
-40 to 85
CC2640
R2F
CC2640R2FRGZT
ACTIVE
VQFN
RGZ
48
250
Green (RoHS
& no Sb/Br)
CU NIPDAU |
CU NIPDAUAG
Level-3-260C-168 HR
-40 to 85
CC2640
R2F
CC2640R2FRHBR
ACTIVE
VQFN
RHB
32
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU |
CU NIPDAUAG
Level-3-260C-168 HR
-40 to 85
CC2640
R2F
CC2640R2FRHBT
ACTIVE
VQFN
RHB
32
250
Green (RoHS
& no Sb/Br)
CU NIPDAU |
CU NIPDAUAG
Level-3-260C-168 HR
-40 to 85
CC2640
R2F
CC2640R2FRSMR
ACTIVE
VQFN
RSM
32
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU |
CU NIPDAUAG
Level-3-260C-168 HR
-40 to 85
CC2640
R2F
CC2640R2FRSMT
ACTIVE
VQFN
RSM
32
250
Green (RoHS
& no Sb/Br)
CU NIPDAU |
CU NIPDAUAG
Level-3-260C-168 HR
-40 to 85
CC2640
R2F
CC2640R2FYFVR
ACTIVE
DSBGA
YFV
34
2500
Green (RoHS
& no Sb/Br)
SNAGCU
Level-1-260C-UNLIM
-40 to 85
CC2640
CC2640R2FYFVT
ACTIVE
DSBGA
YFV
34
250
Green (RoHS
& no Sb/Br)
SNAGCU
Level-1-260C-UNLIM
-40 to 85
CC2640
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
9-Apr-2019
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF CC2640R2F :
• Automotive: CC2640R2F-Q1
NOTE: Qualified Version Definitions:
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
23-Nov-2019
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
CC2640R2FRGZR
VQFN
RGZ
48
2500
330.0
16.4
7.3
7.3
1.1
12.0
16.0
Q2
CC2640R2FRGZR
VQFN
RGZ
48
2500
330.0
16.4
7.3
7.3
1.1
12.0
16.0
Q2
CC2640R2FRGZT
VQFN
RGZ
48
250
180.0
16.4
7.3
7.3
1.1
12.0
16.0
Q2
CC2640R2FRGZT
VQFN
RGZ
48
250
180.0
16.4
7.3
7.3
1.1
12.0
16.0
Q2
CC2640R2FRSMR
VQFN
RSM
32
3000
330.0
12.4
4.25
4.25
1.15
8.0
12.0
Q2
CC2640R2FRSMT
VQFN
RSM
32
250
180.0
12.4
4.25
4.25
1.15
8.0
12.0
Q2
CC2640R2FYFVR
DSBGA
YFV
34
2500
180.0
8.4
2.75
2.75
0.81
4.0
8.0
Q1
CC2640R2FYFVT
DSBGA
YFV
34
250
180.0
8.4
2.75
2.75
0.81
4.0
8.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
23-Nov-2019
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
CC2640R2FRGZR
VQFN
RGZ
48
2500
336.6
336.6
31.8
CC2640R2FRGZR
VQFN
RGZ
48
2500
367.0
367.0
35.0
CC2640R2FRGZT
VQFN
RGZ
48
250
210.0
185.0
35.0
CC2640R2FRGZT
VQFN
RGZ
48
250
210.0
185.0
35.0
CC2640R2FRSMR
VQFN
RSM
32
3000
336.6
336.6
31.8
CC2640R2FRSMT
VQFN
RSM
32
250
210.0
185.0
35.0
CC2640R2FYFVR
DSBGA
YFV
34
2500
182.0
182.0
20.0
CC2640R2FYFVT
DSBGA
YFV
34
250
182.0
182.0
20.0
Pack Materials-Page 2
GENERIC PACKAGE VIEW
RHB 32
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
5 x 5, 0.5 mm pitch
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224745/A
www.ti.com
PACKAGE OUTLINE
RHB0032E
VQFN - 1 mm max height
SCALE 3.000
PLASTIC QUAD FLATPACK - NO LEAD
5.1
4.9
A
B
PIN 1 INDEX AREA
(0.1)
5.1
4.9
SIDE WALL DETAIL
OPTIONAL METAL THICKNESS
20.000
C
1 MAX
SEATING PLANE
0.05
0.00
0.08 C
2X 3.5
(0.2) TYP
3.45 0.1
9
EXPOSED
THERMAL PAD
16
28X 0.5
8
17
2X
3.5
SEE SIDE WALL
DETAIL
SYMM
33
32X
24
1
PIN 1 ID
(OPTIONAL)
32
0.3
0.2
0.1
0.05
C A B
C
25
SYMM
32X
0.5
0.3
4223442/B 08/2019
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
RHB0032E
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
( 3.45)
SYMM
32
25
32X (0.6)
1
24
32X (0.25)
(1.475)
28X (0.5)
33
SYMM
(4.8)
( 0.2) TYP
VIA
8
17
(R0.05)
TYP
9
(1.475)
16
(4.8)
LAND PATTERN EXAMPLE
SCALE:18X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
SOLDER MASK
OPENING
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4223442/B 08/2019
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
RHB0032E
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
4X ( 1.49)
(0.845)
(R0.05) TYP
32
25
32X (0.6)
1
24
32X (0.25)
28X (0.5)
(0.845)
SYMM
33
(4.8)
17
8
METAL
TYP
16
9
SYMM
(4.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD 33:
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X
4223442/B 08/2019
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
GENERIC PACKAGE VIEW
RGZ 48
VQFN - 1 mm max height
PLASTIC QUADFLAT PACK- NO LEAD
7 x 7, 0.5 mm pitch
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224671/A
www.ti.com
PACKAGE OUTLINE
VQFN - 1 mm max height
RGZ0048A
PLASTIC QUADFLAT PACK- NO LEAD
A
7.1
6.9
B
7.1
6.9
PIN 1 INDEX AREA
(0.1) TYP
SIDE WALL DETAIL
OPTIONAL METAL THICKNESS
1 MAX
C
SEATING PLANE
0.05
0.00
0.08 C
2X 5.5
5.15±0.1
(0.2) TYP
13
44X 0.5
24
12
25
SYMM
2X
5.5
1
PIN1 ID
(OPTIONAL)
SEE SIDE WALL
DETAIL
36
48
SYMM
37
48X 0.5
0.3
48X 0.30
0.18
0.1
0.05
C A B
C
4219044/B 08/2019
NOTES:
1.
2.
3.
All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
This drawing is subject to change without notice.
The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
VQFN - 1 mm max height
RGZ0048A
PLASTIC QUADFLAT PACK- NO LEAD
2X (6.8)
( 5.15)
SYMM
48X (0.6)
35
48
48X (0.24)
1
44X (0.5)
2X
(5.5)
34
SYMM
2X
(6.8)
2X
(1.26)
2X
(1.065)
(R0.05)
TYP
23
12
21X (Ø0.2) VIA
TYP
13
22
2X (1.26)
2X (1.065)
2X (5.5)
LAND PATTERN EXAMPLE
SCALE: 15X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
EXPOSED METAL
SOLDER MASK
OPENING
EXPOSED METAL
METAL
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
OPENING
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
METAL UNDER
SOLDER MASK
4219044/B 08/2019
NOTES: (continued)
4.
5.
This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
VQFN - 1 mm max height
RGZ0048A
PLASTIC QUADFLAT PACK- NO LEAD
2X (6.8)
SYMM
( 1.06)
48X (0.6)
48X (0.24)
44X (0.5)
2X
(5.5)
SYMM
2X
2X (6.8)
(0.63)
2X
(1.26)
(R0.05)
TYP
2X (0.63)
2X
(1.26)
2X (5.5)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
67% PRINTED COVERAGE BY AREA
SCALE: 15X
4219044/B 08/2019
NOTES: (continued)
6.
Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
D: Max = 2.714 mm, Min =2.654 mm
E: Max = 2.714 mm, Min =2.654 mm
GENERIC PACKAGE VIEW
RSM 32
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
4 x 4, 0.4 mm pitch
This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
4224982/A
www.ti.com
PACKAGE OUTLINE
RSM0032B
VQFN - 1 mm max height
SCALE 3.000
PLASTIC QUAD FLATPACK - NO LEAD
B
4.1
3.9
A
0.45
0.25
0.25
0.15
DETAIL
PIN 1 INDEX AREA
OPTIONAL TERMINAL
TYPICAL
4.1
3.9
(0.1)
SIDE WALL DETAIL
OPTIONAL METAL THICKNESS
1 MAX
C
SEATING PLANE
0.05
0.00
0.08 C
2.8 0.05
2X 2.8
(0.2) TYP
4X (0.45)
9
16
28X 0.4
8
SEE SIDE WALL
DETAIL
17
EXPOSED
THERMAL PAD
2X
2.8
SEE TERMINAL
DETAIL
PIN 1 ID
(OPTIONAL)
SYMM
33
24
1
32X
32
25
SYMM
32X
0.25
0.15
0.1
0.05
C A B
0.45
0.25
4219108/B 08/2019
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
RSM0032B
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
( 2.8)
SYMM
32
25
32X (0.55)
1
32X (0.2)
24
( 0.2) TYP
VIA
(1.15)
SYMM
33
(3.85)
28X (0.4)
17
8
(R0.05)
TYP
9
(1.15)
16
(3.85)
LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X
0.05 MIN
ALL AROUND
0.05 MAX
ALL AROUND
SOLDER MASK
OPENING
METAL
EXPOSED METAL
EXPOSED METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4219108/B 08/2019
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
RSM0032B
VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
(0.715)
4X ( 1.23)
25
32
(R0.05) TYP
32X (0.55)
1
24
32X (0.2)
(0.715)
33
SYMM
(3.85)
28X (0.4)
17
8
METAL
TYP
16
9
SYMM
(3.85)
SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
EXPOSED PAD 33:
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X
4219108/B 08/2019
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertising