Texas Instruments | Single-Chip Low Power RF Transmitter for Narrowband Systems (Rev. A) | Datasheet | Texas Instruments Single-Chip Low Power RF Transmitter for Narrowband Systems (Rev. A) Datasheet

Texas Instruments Single-Chip Low Power RF Transmitter for Narrowband Systems (Rev. A) Datasheet
CC1070
CC1070 Single Chip Low Power RF Transmitter for Narrowband Systems
Applications
• Narrowband low power UHF wireless
data transmitters
• 402 / 424 / 426 / 429 / 433 / 447 / 449 /
469 / 868 and 915 MHz ISM/SRD
band systems
• TPMS – Tire Pressure Monitoring
Systems
•
•
•
•
AMR – Automatic Meter Reading
Wireless alarm and security systems
Home automation
Low power telemetry
Product Description
CC1070 is a true single-chip UHF
transmitter designed for very low power
and very low voltage wireless applications.
The circuit is mainly intended for the ISM
(Industrial, Scientific and Medical) and
SRD (Short Range Device) frequency
bands at 402, 424, 426, 429, 433, 447,
449, 469, 868 and 915 MHz, but can
easily be programmed for multi-channel
operation at other frequencies in the 402 470 and 804 - 940 MHz range.
CC1070 will be used together with a
microcontroller and a few external passive
components.
The CC1070 is especially suited for narrowband systems with channel spacings of
12.5 or 25 kHz complying with ARIB STD
T-67 and EN 300 220.
The CC1070 main operating parameters
can be programmed via a serial bus, thus
making CC1070 a very flexible and easy to
use transmitter. In a typical application
Features
• True single chip UHF RF transmitter
• Frequency range 402 - 470 MHz and
804 - 940 MHz
• Programmable output power
• Low supply voltage (2.3 to 3.6 V)
• Very few external components required
• Small size (QFN 20 package)
• Pb-free package
• Data rate up to 153.6 kBaud
• OOK, FSK and GFSK data modulation
• Fully on-chip VCO
SWRS043A
• Programmable
frequency
makes
crystal temperature drift compensation
possible without TCXO
• Suitable for frequency hopping systems
• Suited
for
systems
targeting
compliance with EN 300 220, FCC
CFR47 part 15 and ARIB STD T-67
• Development kit available
• Easy-to-use software for generating the
CC1070 configuration data
Page 1 of 54
CC1070
Table of Contents
1
Abbreviations................................................................................................................ 4
2
Absolute Maximum Ratings ........................................................................................ 5
3
Operating Conditions ................................................................................................... 5
4
Electrical Specifications .............................................................................................. 5
4.1
RF Transmit Section ............................................................................................ 6
4.2
Crystal Oscillator Section..................................................................................... 8
4.3
Frequency Synthesizer Section ........................................................................... 9
4.4
Digital Inputs / Outputs ...................................................................................... 10
4.5
Current Consumption......................................................................................... 11
5
Pin Assignment........................................................................................................... 12
6
Circuit Description...................................................................................................... 13
7
Application Circuit...................................................................................................... 13
8
Configuration Overview ............................................................................................. 16
8.1
9
Configuration Software ...................................................................................... 16
Microcontroller Interface ........................................................................................... 17
9.1
4-wire Serial Configuration Interface ................................................................. 18
9.2
Signal Interface .................................................................................................. 20
10
Data Rate Programming............................................................................................. 22
11
Frequency Programming ........................................................................................... 23
11.1
12
Dithering ......................................................................................................... 24
Transmitter .................................................................................................................. 24
12.1
FSK Modulation Formats ............................................................................... 24
12.2
OOK Modulation............................................................................................. 24
12.3
Output Power Programming........................................................................... 25
12.4
TX Data Latency............................................................................................. 26
12.5
Reducing Spurious Emission and Modulation Bandwidth ............................. 26
13
Output Matching and Filtering .................................................................................. 26
14
Frequency Synthesizer .............................................................................................. 29
14.1
VCO, Charge Pump and PLL Loop Filter....................................................... 29
14.2
VCO and PLL Self-Calibration ....................................................................... 30
14.3
PLL Turn-on Time versus Loop Filter Bandwidth .......................................... 31
14.4
PLL Lock Time versus Loop Filter Bandwidth ............................................... 32
15
VCO Current Control .................................................................................................. 32
16
Power Management.................................................................................................... 33
17
Crystal Oscillator ........................................................................................................ 34
18
Built-in Test Pattern Generator ................................................................................. 36
SWRS043A
Page 2 of 54
CC1070
19
Interrupt upon PLL Lock ............................................................................................ 36
20
PA_EN Digital Output Pin .......................................................................................... 36
20.1
Interfacing an External PA ............................................................................. 36
20.2
General Purpose Output Control Pins ........................................................... 36
20.3
PA_EN Pin Drive ............................................................................................ 37
21
System Considerations and Guidelines................................................................... 37
22
PCB Layout Recommendations ................................................................................ 39
23
Antenna Considerations ............................................................................................ 39
24
Configuration Registers............................................................................................. 40
24.1
25
CC1070 Register Overview............................................................................ 41
Package Marking ........................................................................................................ 52
25.1
Soldering Information ..................................................................................... 52
25.2
Tray Specification........................................................................................... 52
25.3
Carrier Tape and Reel Specification .............................................................. 52
26
Ordering Information.................................................................................................. 53
27
General Information.................................................................................................... 54
SWRS043A
Page 3 of 54
CC1070
1
Abbreviations
ACP
AMR
ASK
BOM
bps
BT
CW
DNM
ESR
FHSS
FM
FS
FSK
GFSK
IC
ISM
kbps
MCU
NA
NRZ
OOK
PA
PD
PCB
PN9
PLL
PSEL
RF
SPI
SRD
TBD
TX
UHF
VCO
XOSC
XTAL
Adjacent Channel Power
Automatic Meter Reading
Amplitude Shift Keying
Bill Of Materials
bits per second
Bandwidth-Time product (for GFSK)
Continuous Wave
Do Not Mount
Equivalent Series Resistance
Frequency Hopping Spread Spectrum
Frequency Modulation
Frequency Synthesizer
Frequency Shift Keying
Gaussian Frequency Shift Keying
Integrated Circuit
Industrial Scientific Medical
kilo bits per second
Micro Controller Unit
Not Applicable
Non Return to Zero
On-Off Keying
Power Amplifier
Phase Detector / Power Down
Printed Circuit Board
Pseudo-random Bit Sequence (9-bit)
Phase Locked Loop
Program Select
Radio Frequency
Serial Peripheral Interface
Short Range Device
To Be Decided/Defined
Transmit (mode)
Ultra High Frequency
Voltage Controlled Oscillator
Crystal oscillator
Crystal
SWRS043A
Page 4 of 54
CC1070
2
Absolute Maximum Ratings
The absolute maximum ratings given Table 1 should under no circumstances be violated.
Stress exceeding one or more of the limiting values may cause permanent damage to the
device.
Min
Max
Unit
Supply voltage, VDD
Parameter
-0.3
5.0
V
Voltage on any pin
Storage temperature range
Package body temperature
Humidity non-condensing
ESD
-0.3
-50
VDD+0.3, max 5.0
150
260
85
500
V
°C
°C
%
V
5
Condition
All supply pins must have the
same voltage
Norm: IPC/JEDEC J-STD-020C
1
CDM model
Table 1. Absolute maximum ratings
1
The reflow peak soldering temperature (body temperature) is specified according to
IPC/JEDEC J-STD-020 “Moisture/Reflow Sensitivity Classification for Nonhermetic Solid
State Surface Mount Devices”.
Caution! ESD sensitive device.
Precaution should be used when handling
the device in order to prevent permanent
damage.
3
Operating Conditions
The operating conditions for CC1070 are listed in Table 2.
Parameter
Min
Typ
Max
Unit
RF Frequency Range
402
804
470
940
MHz
MHz
Operating ambient temperature range
-40
105
°C
Supply voltage
2.3
3.6
V
3.0
Condition / Note
Programmable in <300 Hz steps
Programmable in <600 Hz steps
The same supply voltage should
be used for digital (DVDD) and
analog (AVDD) power.
A 3.0 ±0.1 V supply is
recommended to meet the ARIB
STD T-67 output power tolerance
requirement.
Table 2. Operating conditions
4
Electrical Specifications
Table 3 to Table 7 gives the CC1070 electrical specifications. All measurements were
performed using the 2 layer PCB CC1070EM reference design. This is the same test circuit
as shown in Figure 3. Temperature = 25°C, supply voltage = AVDD = DVDD = 3.0 V if
nothing else stated. Crystal frequency = 14.7456 MHz.
The electrical specifications given for 868 MHz are also applicable for the 902 – 928 MHz
frequency range.
SWRS043A
Page 5 of 54
CC1070
4.1
RF Transmit Section
Parameter
Transmit data rate
Min.
Typ.
0.45
Max.
Unit
153.6
kBaud
Condition / Note
The data rate is programmable.
See section 10 on page 22 for
details.
NRZ or Manchester encoding can
be used. 153.6 kBaud equals
153.6 kbps using NRZ coding
and 76.8 kbps using Manchester
coding. See section 9.2 on page
20 for details.
Binary FSK frequency separation
0
0
108
216
kHz
kHz
in 402 - 470 MHz range
in 804 - 940 MHz range
108/216 kHz is the maximum
separation at 1.84 MHz reference
frequency. Larger separations
can be achieved at higher
reference frequencies.
Output power
433 MHz
-20 to +10
dBm
868 MHz
-20 to +8
dBm
-4
+3
dB
dB
nd
-50
-60
dBc
dBc
nd
-50
-57
dBc
dBc
Output power tolerance
Delivered to 50 Ω single-ended
load. The output power is
programmable and should not be
programmed to exceed +10/+8
dBm at 433/868 MHz under any
operating conditions. See section
13 on page 26 for details.
At maximum output power
o
At 2.3 V, +105 C
o
At 3.6 V, -40 C
Harmonics, radiated CW
2 harmonic, 433 MHz, +10 dBm
rd
3 harmonic, 433 MHz, +10 dBm
2 harmonic, 868 MHz, +8 dBm
rd
3 harmonic, 868 MHz, +8 dBm
Adjacent channel power (GFSK)
12.5 kHz channel spacing, 433 MHz
-47
dBc
25 kHz channel spacing, 868 MHz
-50
dBc
Harmonics are measured as
EIRP values according to EN 300
220. The antenna (SMAFF-433
and SMAFF-868 from R.W.
Badland) plays a part in
attenuating the harmonics.
For 12.5 kHz channel spacing
ACP is measured in a ±4.25 kHz
bandwidth at ±12.5 kHz offset.
Modulation: 2.4 kBaud NRZ PN9
sequence, ±2.025 kHz frequency
deviation.
For 25 kHz channel spacing ACP
is measured in a ±8.5 kHz
bandwidth at ±25 kHz offset.
Modulation: 4.8 kBaud NRZ PN9
sequence, ±2.475 kHz frequency
deviation.
Occupied bandwidth (99.5%,GFSK)
Bandwidth for 99.5% of total
average power.
12.5 kHz channel spacing, 433 MHz
7
kHz
25 kHz channel spacing, 868 MHz
10
kHz
Modulation for 12.5 channel
spacing: 2.4 kBaud NRZ PN9
sequence, ±2.025 kHz frequency
deviation.
Modulation for 25 kHz channel
spacing: 4.8 kBaud NRZ PN9
sequence, ±2.475 kHz frequency
deviation.
SWRS043A
Page 6 of 54
CC1070
Parameter
Min.
Typ.
Max.
Unit
Condition / Note
Modulation bandwidth, 868 MHz
19.2 kBaud, ±9.9 kHz frequency
deviation
48
kHz
38.4 kBaud, ±19.8 kHz frequency
deviation
106
kHz
Spurious emission, radiated CW
Bandwidth where the power
envelope of modulation equals
–36 dBm. Spectrum analyzer
RBW = 1 kHz.
At maximum output power,
+10/+8 dBm at 433/868 MHz.
47-74, 87.5-118,
174-230, 470-862 MHz
-54
dBm
9 kHz – 1 GHz
-36
dBm
1 – 4 GHz
-30
dBm
To comply with EN 300 220,
FCC CFR47 part 15 and ARIB
STD T-67 an external (antenna)
filter, as implemented in the
application circuit in Figure 14,
must be used and tailored to
each individual design to reduce
out-of-band spurious emission
levels.
Spurious emissions can be
measured as EIRP values
according to EN 300 220. The
antenna (SMAFF-433 and
SMAFF-868 from R.W. Badland)
plays a part in attenuating the
spurious emissions.
If the output power is increased
using an external PA, a filter must
be used to attenuate spurs below
862 MHz when operating in the
868 MHz frequency band in
Europe. Application Note AN036
CC1020/1021 Spurious Emission
presents and discusses a solution
that reduces the TX mode
spurious emission close to 862
MHz by increasing the REF_DIV
from 1 to 7.
Optimum load impedance
433 MHz
868 MHz
915 MHz
91 + j16
34 + j25
28 + j21
Ω
Ω
Ω
Transmit mode. For matching
details see section 13 on page
26.
Table 3. RF transmit parameters
SWRS043A
Page 7 of 54
CC1070
4.2
Crystal Oscillator Section
Parameter
Crystal Oscillator Frequency
Min.
Typ.
Max.
Unit
4.9152
14.7456
19.6608
MHz
Crystal operation
Crystal load capacitance
Parallel
4-6 MHz, 22 pF recommended
6-8 MHz, 16 pF recommended
8-20 MHz, 16 pF recommended
1.55
0.90
0.95
0.63
ms
ms
ms
ms
4.9152 MHz, 12 pF load
9.8304 MHz, 12 pF load
14.7456 MHz, 16 pF load
19.6608 MHz, 12 pF load
300
mVpp
External clock signal drive,
full-swing digital external clock
0 - VDD
V
Reference frequency accuracy
requirement
+/- 5.7
+/- 2.8
ppm
ppm
433 MHz (EN 300 220)
868 MHz (EN 300 220)
Must be less than ±5.7 / ±2.8
ppm to comply with EN 300 220
25 kHz channel spacing at
433/868 MHz.
+/- 4
ppm
Must be less than ±4 ppm to
comply with Japanese 12.5 kHz
channel spacing regulations
(ARIB STD T-67). NOTE: This
imposes special requirements on
the receiver of the signal.
+/- 7
ppm
Must be less than ±7 ppm to
comply with Korean 12.5 kHz
channel spacing regulations.
NOTE: This imposes special
requirements on the receiver of
the signal.
External clock signal drive,
sine wave
22
16
16
C4 and C5 are loading
capacitors. See section 17 on
page 34 for details.
pF
pF
pF
Crystal oscillator start-up time
12
12
12
Condition / Note
30
30
16
The external clock signal must be
connected to XOSC_Q1 using a
DC block (10 nF). Set
XOSC_BYPASS = 0 in the
INTERFACE register when using
an external clock signal with low
amplitude or a crystal.
The external clock signal must be
connected to XOSC_Q1. No DC
block shall be used. Set
XOSC_BYPASS = 1 in the
INTERFACE register when using
a full-swing digital external clock
NOTE:
The reference frequency
accuracy (initial tolerance) and
drift (aging and temperature
dependency) will determine the
frequency accuracy of the
transmitted signal.
Crystal oscillator temperature
compensation can be done using
the fine frequency
programmability.
Table 4. Crystal oscillator parameters
SWRS043A
Page 8 of 54
CC1070
4.3
Frequency Synthesizer Section
Parameter
Min.
Typ.
Max.
Unit
Phase noise, 402 – 470 MHz
Condition / Note
Unmodulated carrier
12.5 kHz channel spacing
−87
−95
−100
−105
−114
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
At 12.5 kHz offset from carrier
At 25 kHz offset from carrier
At 50 kHz offset from carrier
At 100 kHz offset from carrier
At 1 MHz offset from carrier
Measured using loop filter
components given in Table 10.
The phase noise will be higher for
larger PLL loop filter bandwidth.
Phase noise, 804 - 940 MHz
Unmodulated carrier
25 kHz channel spacing
−81
−89
−96
−103
−122
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
At 12.5 kHz offset from carrier
At 25 kHz offset from carrier
At 50 kHz offset from carrier
At 100 kHz offset from carrier
At 1 MHz offset from carrier
Measured using loop filter
components given in Table 10.
The phase noise will be higher for
larger PLL loop filter bandwidth.
PLL loop bandwidth
12.5 kHz channel spacing, 433 MHz
5
kHz
25 kHz channel spacing, 868 MHz
7
kHz
PLL lock time (TX_1 / TX_2 turn
time)
12.5 kHz channel spacing, 433 MHz
180
us
25 kHz channel spacing, 868 MHz
270
us
500 kHz channel spacing
14
us
PLL turn-on time. From power
down mode with crystal oscillator
running.
12.5 kHz channel spacing, 433 MHz
3.2
ms
25 kHz channel spacing, 868 MHz
2.5
ms
500 kHz channel spacing
700
us
After PLL and VCO calibration.
The PLL loop bandwidth is
programmable
One channel frequency step to
RF frequency within ±10% of
channel spacing. Depends on
loop filter component values and
PLL_BW register setting. See
Table 20 on page 32 for more
details.
Time from writing to registers to
RF frequency within ±10% of
channel spacing. Depends on
loop filter component values and
PLL_BW register setting. See
Table 19 on page 32 for more
details.
Table 5. Frequency synthesizer parameters
SWRS043A
Page 9 of 54
CC1070
4.4
Digital Inputs / Outputs
Parameter
Min
Typ
Max
Unit
Condition / Note
Logic "0" input voltage
0
0.3*
VDD
V
Logic "1" input voltage
0.7*
VDD
VDD
V
Logic "0" output voltage
0
0.4
V
Output current −2.0 mA,
3.0 V supply voltage
Logic "1" output voltage
2.5
VDD
V
Output current 2.0 mA,
3.0 V supply voltage
Logic "0" input current
NA
−1
µA
Input signal equals GND.
PSEL has an internal pull-up
resistor and during configuration
the current will be -350 µA.
µA
Input signal equals VDD
20
ns
TX mode, minimum time DIO
must be ready before the positive
edge of DCLK. Data should be
set up on the negative edge of
DCLK.
10
ns
TX mode, minimum time DIO
must be held after the positive
edge of DCLK. Data should be
set up on the negative edge of
DCLK.
Logic "1" input current
NA
DIO setup time
DIO hold time
1
Serial interface (PCLK, PDI, PDO
and PSEL) timing specification
See Table 11 on page 20 for
more details
PA_EN pin drive
0.90
0.87
0.81
0.69
mA
mA
mA
mA
Source current
0 V on PA_EN pin
0.5 V on PA_EN pin
1.0 V on PA_EN pin
1.5 V on PA_EN pin
0.93
0.92
0.89
0.79
mA
mA
mA
mA
Sink current
3.0 V on PA_EN pin
2.5 V on PA_EN pin
2.0 V on PA_EN pin
1.5 V on PA_EN pin
Table 6. Digital inputs / outputs parameters
SWRS043A
Page 10 of 54
CC1070
4.5
Current Consumption
Parameter
Power Down mode
Min.
Typ.
Max.
Unit
Condition / Note
0.2
1
µA
Oscillator core off
The output power is delivered to a
50 Ω single-ended load.
Current consumption,
433/868 MHz:
P = −20 dBm
12.3/13.9
mA
P = −5 dBm
14.7/16.8
mA
P = 0 dBm
17.5/20.5
mA
P = +5 dBm
21.5/25.3
mA
P = +8 dBm
25.5/33.1
mA
P = +10 dBm
31/NA
mA
Current consumption, crystal
oscillator
65
µA
14.7456 MHz, 16 pF load crystal
Current consumption, crystal
oscillator and bias
500
µA
14.7456 MHz, 16 pF load crystal
Current consumption, crystal
oscillator, bias and synthesizer
7.5
mA
14.7456 MHz, 16 pF load crystal
See section 12.3 on page 25 for
more details.
Table 7. Current consumption
SWRS043A
Page 11 of 54
CC1070
5
Pin Assignment
Table 8 provides an overview of the
CC1070 pinout.
The CC1070 comes in a QFN20 type
package.
VC 16
AVDD 17
CHP_OUT 18
DVDD 19
PSEL 20
PCLK
DI
PDI
PDO
DVDD
1
2
3
4
5
15 AVDD
14 PA_EN
13 AVDD
12 RF_OUT
11 R_BIAS
10
9
8
7
6
AVDD
XOSC_Q2
XOSC_Q1
LOCK
DCLK
AGND
Exposed die
attached pad
Figure 1. CC1070 package (top view)
Pin no.
-
Pin name
AGND
Pin type
Ground (analog)
1
2
3
4
5
6
7
PCLK
DI
PDI
PDO
DVDD
DCLK
LOCK
Digital input
Digital input
Digital input
Digital output
Power (digital)
Digital output
Digital output
8
9
10
XOSC_Q1
XOSC_Q2
AVDD
Analog input
Analog output
Power (analog)
11
12
13
R_BIAS
RF_OUT
AVDD
Analog output
RF output
Power (analog)
14
PA_EN
Digital output
15
16
17
18
19
20
AVDD
VC
AVDD
CHP_OUT
DVDD
PSEL
Power (analog)
Analog input
Power (analog)
Analog output
Power (digital)
Digital input
Description
Exposed die attached pad. Must be soldered to a solid ground
plane as this is the ground connection for all analog modules See
page 39 for more details.
Programming clock for SPI configuration interface
Data input in transmit mode
Programming data input for SPI configuration interface
Programming data output for SPI configuration interface
Power supply (3 V typical) for digital modules and digital I/O
Clock for transmit data
PLL Lock indicator, active low. Output is asserted (low) when PLL
is in lock. The pin can also be used as a general digital output.
Crystal oscillator or external clock input
Crystal oscillator
Power supply (3 V typical) for crystal oscillator and bias generator
(double bonded).
Connection for external precision bias resistor (82 kΩ, ± 1%)
RF signal output to antenna
Power supply (3 V typical) for LO buffers, prescaler and PA first
stage
General digital output. Can be used for controlling an external PA,
if higher output power is needed.
Power supply (3 V typical) for VCO
VCO control voltage input from external loop filter
Power supply (3 V typical) for charge pump and phase detector
PLL charge pump output to external loop filter
Power supply connection (3 V typical) for digital modules
Programming chip select, active low, for configuration interface.
Internal pull-up resistor.
Table 8. Pin assignment overview
Note:
DCLK, DI and LOCK are high-impedance
(3-state) in power down (BIAS_PD = 1 in
the MAIN register).
SWRS043A
The exposed die attached pad must be
soldered to solid ground plane as this is
the main ground connection for the chip.
Page 12 of 54
CC1070
Circuit Description
:2
FREQ
SYNTH
:2
CONTROL
LOGIC
6
DIGITAL
INTERFACE
TO µC
LOCK
DI
DCLK
Power
Control
PDO
DIGITAL
MODULATOR
Multiplexer
- Modulation
- Data shaping
- Power Control
RF_OUT
BIAS
XOSC
XOSC_Q1 XOSC_Q2
R_BIAS
VC
PDI
PCLK
PSEL
CHP_OUT
Figure 2. CC1070 simplified block diagram
A simplified block diagram of CC1070 is
shown in Figure 2. Only signal pins are
shown.
During transmit operation, the synthesized
RF frequency is fed directly to the power
amplifier (PA). The RF output is frequency
shift keyed (FSK) by the digital bit stream
that is fed to the DI pin. Optionally, the
internal Gaussian filter can be enabled for
Gaussian FSK (GFSK).
7
The frequency synthesizer includes a
completely on-chip LC VCO. The VCO
operates in the frequency range 1.6081.880 GHz. The CHP_OUT pin is the
charge pump output and VC is the control
node of the on-chip VCO. The external
loop filter is placed between these pins. A
crystal is to be connected between
XOSC_Q1 and XOSC_Q2. A lock signal is
available from the PLL.
The 4-wire SPI serial interface is used for
configuration.
Application Circuit
Very few external components are
required for the operation of CC1070. A
typical application circuit is shown in
Figure 3. The external components are
described in Table 9 and values are given
in Table 10.
Output matching
L2, C2 and C3 are used to match the
transmitter to 50 Ω. See section 13 on
page 26 for details. Component values for
the matching network are easily calculated
using the SmartRF® Studio software.
data rates up to 4.8 kBaud. Component
values for higher data rates are easily
found using the SmartRF® Studio
software.
Crystal
An external crystal with two loading
capacitors (C4 and C5) is used for the
crystal oscillator. See section 17 on page
34 for details.
Bias resistor
The precision bias resistor R1 is used to
set an accurate bias current.
Additional filtering
Additional external components (e.g. RF
LC or SAW filter) may be used in order to
improve the performance in specific
applications. See section 13 on page 26
for further information.
PLL loop filter
The loop filter consists of two resistors (R2
and R3) and three capacitors (C6-C8). C7
and C8 may be omitted in applications
where high loop bandwidth is desired. The
values shown in Table 10 can be used for
Power supply decoupling and filtering
Power supply decoupling and filtering
must be used (not shown in the
application circuit). The placement and
size of the decoupling capacitors and the
power supply filtering are very important to
SWRS043A
Page 13 of 54
CC1070
achieve the optimum performance for
narrowband applications. TI provides a
reference design that should be followed
very closely.
C6
C7
C8
R2
R3
2
3
PCLK
AVDD
16
AVDD=3V
AVDD=3V
VC
17
18
AVDD=3V
CHP_OUT
19
DVDD
PSEL
1
R6
AVDD
DI
PA_EN
PDI
AVDD
15
C60
14
Monopole antenna
(50 Ohm)
13
C2
4
PDO
RF_OUT
L2
12
LC filter
XTAL
C5
AVDD
R_BIAS
10
XOSC_Q2
9
8
7
LOCK
DVDD
DCLK
5
XOSC_Q1
C3
DVDD=3V
6
Microcontroller configuration interface and signal interface
20
DVDD=3V
11
R1
AVDD=3V
C4
Figure 3. Typical application and test circuit (power supply decoupling not shown)
Ref
C2
C3
C4
C5
C6
C7
C8
C60
L2
R1
R2
R3
R6
XTAL
Description
PA match, see page 26
PA output match and dc block, see page 26
Crystal load capacitor, see page 34
Crystal load capacitor, see page 34
PLL loop filter capacitor
PLL loop filter capacitor (may be omitted for highest loop bandwidth)
PLL loop filter capacitor (may be omitted for highest loop bandwidth)
Decoupling capacitor
PA match and DC bias (supply voltage), see page 26
Precision resistor for current reference generator
PLL loop filter resistor
PLL loop filter resistor
PA output match, see page 26
Crystal, see page 34
Table 9. Overview of external components (excluding supply decoupling capacitors)
SWRS043A
Page 14 of 54
CC1070
Item
C2
C3
C4
C5
C6
C7
C8
C60
L2
R1
R2
R3
R6
XTAL
433 MHz
2.2 pF, 5%, NP0, 0402
5.6 pF, 5%, NP0, 0402
22 pF, 5%, NP0, 0402
12 pF, 5%, NP0, 0402
220 nF, 10%, X7R, 0603
8.2 nF, 10%, X7R, 0402
2.2 nF, 10%, X7R, 0402
220 pF, 5%, NP0, 0402
22 nH, 5%, 0402
82 kΩ, 1%, 0402
1.5 kΩ, 5%, 0402
4.7 kΩ, 5%, 0402
82 Ω, 5%, 0402
14.7456 MHz crystal,
16 pF load
868 MHz
1.5 pF, 5%, NP0, 0402
10 pF, 5%, NP0, 0402
22 pF, 5%, NP0, 0402
12 pF, 5%, NP0, 0402
100 nF, 10%, X7R, 0603
3.9 nF, 10%, X7R, 0402
1.0 nF, 10%, X7R, 0402
220 pF, 5%, NP0, 0402
6.8 nH, 5%, 0402
82 kΩ, 1%, 0402
2.2 kΩ, 5%, 0402
6.8 kΩ, 5%, 0402
82 Ω, 5%, 0402
14.7456 MHz crystal,
16 pF load
915 MHz
1.5 pF, 5%, NP0, 0402
10 pF, 5%, NP0, 0402
22 pF, 5%, NP0, 0402
12 pF, 5%, NP0, 0402
100 nF, 10%, X7R, 0603
3.9 nF, 10%, X7R, 0402
1.0 nF, 10%, X7R, 0402
220 pF, 5%, NP0, 0402
6.8 nH, 5%, 0402
82 kΩ, 1%, 0402
2.2 kΩ, 5%, 0402
6.8 kΩ, 5%, 0402
82 Ω, 5%, 0402
14.7456 MHz crystal,
16 pF load
Note: Items shaded vary for different frequencies. For 433 MHz, 12.5 kHz channel, a loop filter with
lower bandwidth is used to improve adjacent and alternate channel rejection.
Table 10. Bill of materials for the application circuit in Figure 3
Note:
The PLL loop filter component values in
Table 10 (R2, R3, C6-C8) can be used for
data rates up to 4.8 kBaud. The SmartRF®
Studio software provides component
values for other data rates using the
equations on page 29.
SWRS043A
In the CC1070EM reference design
LQG15HS series inductors from Murata
have been used.
Page 15 of 54
CC1070
8
Configuration Overview
CC1070 can be configured to achieve
optimum
performance
for
different
applications. Through the programmable
configuration registers the following key
parameters can be programmed:
• RF output power
• Frequency
synthesizer
key
parameters: RF output frequency, FSK
8.1
•
•
•
•
•
frequency separation, crystal oscillator
reference frequency
Power-down / power-up mode
Crystal oscillator power-up / power
down
Data rate and data format (NRZ,
Manchester coded or UART interface)
Synthesizer lock indicator mode
FSK / GFSK / OOK modulation
Configuration Software
TI provides users of CC1070 with a
software program, SmartRF® Studio
(Windows interface) that generates all
necessary CC1070 configuration data
based on the user's selections of various
parameters. These hexadecimal numbers
will then be the necessary input to the
microcontroller for the configuration of
CC1070. In addition, the program will
provide the user with the component
values needed for the output matching
circuit, the PLL loop filter and the LC filter.
Figure 4 shows the user interface of the
CC1070 configuration software.
Figure 4. SmartRF® Studio user interface
SWRS043A
Page 16 of 54
CC1070
9
Microcontroller Interface
Used in a typical system, CC1070 will
interface to a microcontroller. This
microcontroller must be able to:
purposes when the configuration interface
is not used. PDI, PDO and PCLK are high
impedance inputs as long as PSEL is not
activated (active low).
• Program CC1070 into different modes
via the 4-wire serial configuration
interface (PDI, PDO, PCLK and PSEL)
• Interface to the synchronous data
signal interface (DI and DCLK)
• Optionally, the microcontroller can do
data encoding
• Optionally, the microcontroller can
monitor the LOCK pin for frequency
lock status or other status information.
PSEL has an internal pull-up resistor and
should be left open (tri-stated by the
microcontroller) or set to a high level
during power down mode in order to
prevent a trickle current flowing in the pullup.
Signal interface
The DI pin is used for data to be
transmitted. DCLK providing the data
timing should be connected to a
microcontroller input.
Configuration interface
The microcontroller interface is shown in
Figure 5. The microcontroller uses 3 or 4
I/O pins for the configuration interface
(PDI, PDO, PCLK and PSEL). PDO
should be connected to a microcontroller
input. PDI, PCLK and PSEL must be
microcontroller outputs. One I/O pin can
be saved if PDI and PDO are connected
together and a bi-directional pin is used at
the microcontroller.
PLL lock signal
Optionally, one microcontroller pin can be
used to monitor the LOCK signal. This
signal is at low logic level when the PLL is
in lock. It can also be used to monitor
other internal test signals.
The microcontroller pins connected to PDI,
PDO and PCLK can be used for other
CC1070
PCLK
PDI
PDO
PSEL
(Optional)
Microcontroller
DI
DCLK
LOCK
(Optional)
Figure 5. Microcontroller interface
SWRS043A
Page 17 of 54
CC1070
9.1
4-wire Serial Configuration Interface
CC1070 is configured via a simple 4-wire
SPI-compatible interface (PDI, PDO,
PCLK and PSEL) where CC1070 is the
slave. There are 22 8-bit configuration
registers and 6 8-bit test-only registers,
each addressed by a 7-bit address. A
Read/Write bit initiates a read or write
operation. A full configuration of CC1070
requires sending 22 data frames of 16 bits
each (7 address bits, R/W bit and 8 data
bits). The time needed for a full
configuration depends on the PCLK
frequency. With a PCLK frequency of 10
MHz the full configuration is done in less
than 36 µs. Setting the device in power
down mode requires sending one frame
only and will in this case take less than 2
µs. All registers are also readable.
In each write-cycle, 16 bits are sent on the
PDI-line. The seven most significant bits of
each data frame (A6:0) are the addressbits. A6 is the MSB (Most Significant Bit)
of the address and is sent as the first bit.
The next bit is the R/W bit (high for write,
low for read). The 8 data-bits are then
transferred (D7:0). During address and
data transfer the PSEL (Program SELect)
must be kept low. See Figure 6.
The timing for the programming is also
shown in Figure 6 with reference to Table
11. The clocking of the data on PDI is
SWRS043A
done on the positive edge of PCLK. Data
should be set up on the negative edge of
PCLK by the microcontroller. When the
last bit, D0, of the 8 data-bits has been
loaded, the data word is loaded in the
internal configuration register.
The configuration data will be retained
during a programmed power-down mode,
but not when the power-supply is turned
off. The registers can be programmed in
any order.
The configuration registers can also be
read by the microcontroller via the same
configuration interface. The seven address
bits are sent first, then the R/W bit set low
to initiate the data read-back. CC1070 then
returns the data from the addressed
register. PDO is used as the data output
and must be configured as an input by the
microcontroller. The PDO is set at the
negative edge of PCLK and should be
sampled at the positive edge. The read
operation is illustrated in Figure 7.
PSEL must be set high between each
read/write operation.
There are
registers.
also
5
read-only
status
Page 18 of 54
CC1070
TSS
THS
TCL,min
TCH,min
THD
TSD
PCLK
Address
PDI
6
5
4
Write mode
3
2
1
0
W
Data byte
7
6
5
4
3
2
1
0
PDO
PSEL
Figure 6. Configuration registers write operation
TSS
THS
TCL,min
TCH,min
PCLK
Address
PDI
6
5
4
Read mode
3
2
1
0
R
Data byte
PDO
PSEL
7
6
5
4
3
2
1
0
TSH
Figure 7. Configuration registers read operation
SWRS043A
Page 19 of 54
CC1070
Parameter
Symbol
Min
Max
Unit
10
MHz
Conditions
PCLK, clock
frequency
FPCLK
PCLK low
pulse
duration
TCL,min
50
ns
The minimum time PCLK must be low.
PCLK high
pulse
duration
TCH,min
50
ns
The minimum time PCLK must be high.
PSEL setup
time
TSS
25
ns
The minimum time PSEL must be low before
positive edge of PCLK.
PSEL hold
time
THS
25
ns
The minimum time PSEL must be held low after
the negative edge of PCLK.
PSEL high
time
TSH
50
ns
The minimum time PSEL must be high.
PDI setup
time
TSD
25
ns
The minimum time data on PDI must be ready
before the positive edge of PCLK.
PDI hold time
THD
25
ns
The minimum time data must be held at PDI, after
the positive edge of PCLK.
Rise time
Trise
100
ns
The maximum rise time for PCLK and PSEL
Fall time
Tfall
100
ns
The maximum fall time for PCLK and PSEL
Note: The setup and hold times refer to 50% of VDD. The rise and fall times refer to 10% /
90% of VDD. The maximum load that this table is valid for is 20 pF.
Table 11. Serial interface, timing specification
9.2
Signal Interface
The CC1070 can be used with NRZ (NonReturn-to-Zero) data or Manchester (also
known as bi-phase-level) encoded data.
The data format is controlled by the
DATA_FORMAT[1:0] bits in the MODEM
register.
CC1070 can be configured
different data formats:
for
three
Synchronous NRZ mode
During transmit operation, the CC1070
provides the data clock at DCLK and DI is
used as data input. Data is clocked into
CC1070 at the rising edge of DCLK. The
data is modulated at RF without encoding.
See Figure 8.
SWRS043A
Synchronous Manchester encoded
mode
During transmit operation, the CC1070
provides the data clock at DCLK and DI is
used as data input. Data is clocked into
CC1070 at the rising edge of DCLK and
should be in NRZ format. The data is
modulated at RF with Manchester code.
The encoding is done by CC1070. In this
mode the effective bit rate is half the baud
rate due to the coding. As an example,
19.2 kBaud Manchester encoded data
corresponds to a 9.6 kbps. See Figure 9.
Transparent
Asynchronous
UART
mode
During transmit operation, DI is used as
data input. The data is modulated at RF
without synchronization or encoding. In
this mode, the DCLK pin is not active and
can be set to a high or low level by
DATA_FORMAT[0]. See Figure 10.
Page 20 of 54
CC1070
Manchester encoding and decoding
In the Synchronous Manchester encoded
mode CC1070 uses Manchester coding
when
modulating
the
data.
The
Manchester code is based on transitions;
a “0” is encoded as a low-to-high
transition, a “1” is encoded as a high-tolow transition. See Figure 11.
The Manchester code ensures that the
signal has a constant DC component,
which is necessary in some FSK
receivers/demodulators. Using this mode
also ensures compatibility with e.g.
CC400/CC900 designs.
DCLK
Clock provided by
CC1070
DI
Data provided by
microcontroller
"RF"
FSK modulating signal
internal in CC1070
Figure 8. Synchronous NRZ mode
DCLK
Clock provided by
CC1070
DI
Data provided by
microcontroller
"RF"
FSK modulating signal
internal in CC1070
Figure 9. Synchronous Manchester encoded mode
DCLK
DCLK is not used. It can be
set to default low or high.
DI
Data provided by
microcontroller
"RF"
FSK modulating signal
internal in CC1070
Figure 10. Transparent Asynchronous UART mode
SWRS043A
Page 21 of 54
CC1070
1
0
1
1
0
0
0
1
1
0
1
Time
Figure 11. Manchester encoding
10 Data Rate Programming
The data rate (baud rate) is programmable
and depends on the crystal frequency and
the
programming of the CLOCK
(CLOCK_A and CLOCK_B) registers.
The baud rate (B.R) is given by
B.R. =
f xosc
8 ⋅ ( REF _ DIV + 1) ⋅ DIV 1 ⋅ DIV 2
where DIV1 and DIV2 are given by the
value of MCLK_DIV1 and MCLK_DIV2.
Table 14 shows some possible data rates
as a function of crystal frequency in
synchronous mode. In asynchronous
transparent UART mode any data rate up
to 153.6 kBaud can be used.
SWRS043A
MCLK_DIV1[2:0]
000
001
010
011
100
101
110
111
DIV1
2.5
3
4
7.5
12.5
40
48
64
Table 12. DIV1 for different settings of
MCLK_DIV1
MCLK_DIV2[1:0]
00
01
10
11
DIV2
1
2
4
8
Table 13. DIV2 for different settings of
MCLK_DIV2
Page 22 of 54
CC1070
Data rate
[kBaud]
0.45
0.5
0.6
0.9
1
1.2
1.8
2
2.4
3.6
4
4.096
4.8
7.2
8
8.192
9.6
14.4
16
16.384
19.2
28.8
32
32.768
38.4
57.6
64
65.536
76.8
115.2
128
153.6
Crystal frequency [MHz]
9.8304
12.288
14.7456
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
4.9152
7.3728
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
17.2032
19.6608
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Table 14. Some possible data rates versus crystal frequency
11 Frequency Programming
Programming the frequency word in the
configuration registers sets the operation
frequency. There are two frequency words
registers, termed FREQ_A and FREQ_B,
which can be programmed to two different
frequencies. They can be used for two
different channels. The F_REG bit in the
MAIN register selects frequency word A or
B.
The frequency word is located in
FREQ_2A:FREQ_1A:FREQ_0A
and
FREQ_2B:FREQ_1B:FREQ_0B for the
FREQ_A and FREQ_B word respectively.
The LSB of the FREQ_0 registers are
used to enable dithering, section 11.1.
The PLL output frequency is given by:
⎛ 3 FREQ + 0.5 ⋅ DITHER ⎞
f c = f ref ⋅ ⎜ +
⎟
32768
⎝4
⎠
in the frequency band 402 – 470 MHz, and
⎛ 3 FREQ + 0.5 ⋅ DITHER ⎞
f c = f ref ⋅ ⎜ +
⎟
16384
⎝2
⎠
in the frequency band 804 – 940 MHz.
The BANDSELECT bit in the ANALOG
register controls the frequency band used.
BANDSELECT = 0 gives 402 – 470 MHz,
and BANDSELECT = 1 gives 804 - 940
MHz.
The reference frequency is the crystal
oscillator clock frequency divided by
REF_DIV (3 bits in the CLOCK_A or
CLOCK_B register), a number between 1
and 7:
f ref =
SWRS043A
f xosc
REF _ DIV + 1
Page 23 of 54
CC1070
FSK frequency deviation is programmed in
the DEVIATION register. The deviation
programming is divided into a mantissa
(TXDEV_M[3:0])
and
an
exponent
(TXDEV_X[2:0]).
Generally REF_DIV should be as low as
possible but the following requirements
must be met
9.8304 ≥ f ref >
fc
[MHz ]
256
f1 = fc + fdev
where fdev is set by the DEVIATION
register:
f dev = f ref ⋅ TXDEV _ M ⋅ 2 (TXDEV _ X −16 )
in the frequency band 402 - 470 MHz, and
in the frequency band 402 – 470 MHz, and
9.8304 ≥ f ref >
f0 = fc − fdev
f dev = f ref ⋅ TXDEV _ M ⋅ 2 (TXDEV _ X −15)
in the frequency band 804 - 940 MHz.
fc
[MHz ]
512
OOK (On-Off Keying)
TXDEV_M[3:0] = 0000.
in the frequency band 804 – 940 MHz.
The PLL output frequency equation above
gives the carrier frequency, fc , in transmit
mode (center frequency). The two FSK
modulation frequencies are given by:
is
used
if
The TX_SHAPING bit in the DEVIATION
register controls Gaussian shaping of the
modulation signal.
11.1 Dithering
Spurious signals will occur at certain
frequencies depending on the division
ratios in the PLL. To reduce the strength of
these spurs, a common technique is to
use a dithering signal in the control of the
frequency dividers. Dithering is activated
by setting the DITHER bit in the FREQ_0
registers. It is recommended to use the
dithering in order to achieve the best
possible performance.
12 Transmitter
12.1 FSK Modulation Formats
The data modulator can modulate FSK,
which is a two level FSK (Frequency Shift
Keying), or GFSK, which is a Gaussian
filtered FSK with BT = 0.5. The purpose of
the GFSK is to make a more bandwidth
efficient system. The modulation and the
Gaussian filtering are done internally in the
chip. The TX_SHAPING bit in the
DEVIATION register enables the GFSK.
GFSK is recommended for narrowband
operation.
12.2 OOK Modulation
The data modulator can also do OOK (OnOff Keying) modulation. OOK is an ASK
(Amplitude Shift Keying) modulation using
100% modulation depth.
SWRS043A
OOK modulation is enabled by setting
TXDEV_M[3:0] = 0000 in the DEVIATION
register.
Page 24 of 54
CC1070
12.3 Output Power Programming
The RF output power from the device is
programmable by the 8-bit PA_POWER
register. Figure 12 and Figure 13 shows
the output power and total current
consumption as a function of the
PA_POWER register setting. It is more
efficient in terms of current consumption to
use either the lower or upper 4-bits in the
register to control the power, as shown in
the figures. However, the output power
can be controlled in finer steps using all
the available bits in the PA_POWER
register.
35.0
30.0
Current [mA] / Output power [dBm]
25.0
20.0
15.0
10.0
5.0
0.0
-5.0
-10.0
-15.0
-20.0
-25.0
-30.0
0
1
2
3
4
5
6
7
8
9
0A
0B
0C 0D
0E
0F
50
60
70
80
90
A0
B0
C0
D0
E0
F0
FF
PA_POWER [hex]
Output Pow er
Current Consumption
Figure 12. Output power settings and typical current consumption, 433 MHz
35.0
30.0
Current [mA] / Output power [dBm]
25.0
20.0
15.0
10.0
5.0
0.0
-5.0
-10.0
-15.0
-20.0
-25.0
-30.0
0
1
2
3
4
5
6
7
8
9
0A
0B
0C 0D
0E
0F
50
60
70
80
90
A0
B0
C0
D0
E0
F0
FF
PA_POWER [hex]
Output Pow er
Current Consumption
Figure 13. Output power settings and typical current consumption, 868 MHz
SWRS043A
Page 25 of 54
CC1070
12.4 TX Data Latency
The transmitter will add a delay due to the
synchronization of the data with DCLK and
further clocking into the modulator. The
user should therefore add a delay
equivalent to at least 2 bits after the data
payload has been transmitted before
switching off the PA (i.e. before stopping
the transmission).
12.5 Reducing Spurious Emission and Modulation Bandwidth
Modulation bandwidth and spurious
emission are normally measured with the
PA continuously on and a repeated test
sequence.
In cases where the modulation bandwidth
and spurious emission are measured with
the CC1070 switching from power down
mode to TX mode, a PA ramping
sequence could be used to minimize
modulation bandwidth and spurious
emission.
PA ramping should then be used both
when switching the PA on and off. A linear
PA ramping sequence can be used where
register PA_POWER is changed from 00h
to 0Fh and then from 50h to the register
setting, which gives the desired output
power (e.g. C0h for +5 dBm output power
at 868 MHz operation). The longer the
time per PA ramping step the better, but
setting the total PA ramping time equal to
2 bit periods is a good compromise
between performance and PA ramping
time.
13 Output Matching and Filtering
When designing the impedance matching
network for the CC1070 the circuit must be
matched correctly at the harmonic
frequencies as well as at the fundamental
tone. A recommended matching network
is shown in Figure 14. Component values
for various frequencies are given in Table
15.
Component
values
for
other
frequencies can be found using the
SmartRF® Studio software.
coefficient, especially at the higher
harmonics. For this reason, the frequency
response of the matching network should
be measured and compared to the
response of the TI reference design. Refer
to Figure 15 and Table 16 as well as
Figure 16 and Table 17.
A recommended application circuit is
available from the TI web site
(CC1070EM).
It is important to remember that the
physical layout and the components used
contribute significantly to the reflection
Item
C2
C3
C60
C71
L2
L70
L71
R6
433 MHz
2.2 pF, 5%, NP0, 0402
5.6 pF, 5%, NP0, 0402
220 pF, 5%, NP0, 0402
4.7 pF, 5%, NP0, 0402
22 nH, 5%, 0402
47 nH, 5%, 0402
47 nH, 5%, 0402
82 Ω, 5%, 0402
868 MHz
1.5 pF, 5%, NP0, 0402
10 pF, 5%, NP0, 0402
220 pF, 5%, NP0, 0402
3.3 pF, 5%, NP0, 0402
6.8 nH, 5%, 0402
12 nH, 5%, 0402
12 nH, 5%, 0402
82 Ω, 5%, 0402
915 MHz
1.5 pF, 5%, NP0, 0402
10 pF, 5%, NP0, 0402
220 pF, 5%, NP0, 0402
3.3 pF, 5%, NP0, 0402
6.8 nH, 5%, 0402
12 nH, 5%, 0402
12 nH, 5%, 0402
82 Ω, 5%, 0402
Table 15. Component values for the matching network described in Figure 14 (DNM = Do
Not Mount).
SWRS043A
Page 26 of 54
CC1070
AVDD=3V
R6
ANTENNA
C60
CC1070
L2
C2
C3
RF_OUT
L71
L72
C71
Figure 14. Output matching network
433 MHz
Figure 15. Typical optimum PA load impedance, 433 MHz. The frequency is swept from
300 MHz to 2500 MHz. Values are listed in Table 16
Frequency (MHz)
Real (Ohms)
Imaginary (Ohms)
433
91
16
866
80
-323
1299
1.1
-54
1732
0.4
-23
2165
1.3
-5.3
Table 16. Impedances at the first 5 harmonics (433 MHz matching network)
SWRS043A
Page 27 of 54
CC1070
868 MHz
915 MHz
Figure 16. Typical optimum PA load impedance, 868/915 MHz. The frequency is swept
from 300 MHz to 2800 MHz. Values are listed in Table 17
Frequency (MHz)
Real (Ohms)
Imaginary (Ohms)
868
34
25
915
28
21
1736
84
-232
1830
31
-130
2604
3.3
-4.7
2745
2.6
2.3
Table 17. Impedances at the first 3 harmonics (868/915 MHz matching network)
SWRS043A
Page 28 of 54
CC1070
14 Frequency Synthesizer
14.1 VCO, Charge Pump and PLL Loop Filter
The VCO is completely integrated and
operates in the 1608 – 1880 MHz range. A
frequency divider is used to get a
frequency in the UHF range (402 – 470
and 804 – 940 MHz). The BANDSELECT
bit in the ANALOG register selects the
frequency band.
The VCO frequency is given by:
FREQ + 0.5 ⋅ DITHER ⎞
⎛
f VCO = f ref ⋅ ⎜ 3 +
⎟
8192
⎝
⎠
The VCO frequency is divided by 2 and by
4 to generate frequencies in the two
bands, respectively.
The VCO sensitivity (sometimes referred
to as VCO gain) varies over frequency and
operating conditions. Typically the VCO
sensitivity varies between 12 and 36
MHz/V. For calculations the geometrical
mean at 21 MHz/V can be used. The PLL
calibration (explained below) measures
the actual VCO sensitivity and adjusts the
charge pump current accordingly to
achieve correct PLL loop gain and
bandwidth (higher charge pump current
when VCO sensitivity is lower).
The following equations can be used for
calculating PLL loop filter component
values, see Figure 3, for a desired PLL
loop bandwidth, BW:
C7 = 3037 (fref / BW2) –7
R2 = 7126 (BW / fref)
C6 = 80.75 (fref / BW2)
R3 = 21823 (BW / fref)
C8 = 839 (fref / BW2) –6
[pF]
[kΩ]
[nF]
[kΩ]
[pF]
C6 = 220 nF
C7 = 8200 pF
C8 = 2200 pF
R2 = 1.5 kΩ
R3 = 4.7 kΩ
2) If the data rate is 4.8 kBaud or below
and the RF operating frequency is in the
804 – 940 MHz frequency range the
following loop filter components are
recommended:
C6 = 100 nF
C7 = 3900 pF
C8 = 1000 pF
R2 = 2.2 kΩ
R3 = 6.8 kΩ
After calibration the PLL bandwidth is set
by the PLL_BW register in combination
with the external loop filter components
calculated above. The PLL_BW can be
found from
PLL_BW = 146 + 16 log2(fref /7.126)
where fref is the reference frequency (in
MHz). The PLL loop filter bandwidth
increases with increasing PLL_BW setting.
After calibration the applied charge pump
current (CHP_CURRENT[3:0]) can be
read in the STATUS1 register. The charge
pump current is approximately given by:
Define a minimum PLL loop bandwidth as
BWmin =
1) If the data rate is 4.8 kBaud or below
and the RF operating frequency is in the
402 – 470 MHz frequency range the
following loop filter components are
recommended:
80.75 ⋅ f ref 220 . If BWmin >
Baud rate/3 then set BW = BWmin and if
BWmin < Baud rate/3 then set BW = Baud
rate/3 in the above equations.
There are two special cases when using
the recommended 14.7456 MHz crystal:
SWRS043A
I CHP = 16 ⋅ 2 CHP _ CURRENT
4
[uA]
The combined charge pump and phase
detector gain (in A/rad) is given by the
charge pump current divided by 2π.
The PLL bandwidth will limit the maximum
modulation frequency and hence data
rate.
Page 29 of 54
CC1070
14.2 VCO and PLL Self-Calibration
To compensate for supply voltage,
temperature and process variations, the
VCO and PLL must be calibrated. The
calibration is performed automatically and
sets the maximum VCO tuning range and
optimum charge pump current for PLL
stability. After setting up the device at the
operating frequency, the self-calibration
can be initiated by setting the
CAL_START bit in the CALIBRATE
register. The calibration result is stored
internally in the chip, and is valid as long
as power is not turned off. If large supply
voltage drops (typically more than 0.25 V)
or temperature variations (typically more
than 40oC) occur after calibration, a new
calibration should be performed.
The nominal VCO control voltage is set by
the CAL_ITERATE[2:0] bits in the
CALIBRATE register.
•
•
•
The two frequencies A and B differ by
less than 1 MHz
Reference frequencies are equal
(REF_DIV_A[2:0] = REF_DIV_B[2:0]
in the CLOCK_A/CLOCK_B registers)
VCO
currents
are
equal
(VCO_CURRENT_A[3:0]
=
VCO_CURRENT_B[3:0] in the VCO
register).
The CAL_DUAL bit in the CALIBRATE
register controls dual or separate
calibration.
The
single
calibration
algorithm
(CAL_DUAL = 0) is illustrated in Figure 17.
The same algorithm is applicable for dual
calibration if CAL_DUAL = 1.
TI recommends that single calibration be
used for more robust operation.
The CAL_COMPLETE bit in the STATUS
register indicates that calibration has
finished. The calibration wait time
(CAL_WAIT) is programmable and is
proportional to the internal PLL reference
frequency. The highest possible reference
frequency should be used to get the
minimum
calibration
time.
It
is
recommended to use CAL_WAIT[1:0] = 11
in order to get the most accurate loop
bandwidth.
There is a small, but finite, possibility that
the PLL self-calibration will fail. The
calibration routine in the source code
should include a loop so that the PLL is recalibrated until PLL lock is achieved if the
PLL does not lock the first time. Refer to
CC1070 Errata Note 001.
The CAL_COMPLETE bit can also be
monitored at the LOCK pin, configured by
LOCK_SELECT[3:0] = 0101, and used as
an interrupt input to the microcontroller.
The table below shows the calibration time
when CAL_SELECT = 1:
To check that the PLL is in lock the user
should monitor the LOCK_CONTINUOUS
bit in the STATUS register. The
LOCK_CONTINUOUS bit can also be
monitored at the LOCK pin, configured by
LOCK_SELECT[3:0] = 0010.
The CAL_SELECT bit is used to select the
calibration routine. When set high, a fast
calibration routine is used.
Calibration
time [ms]
CAL_WAIT
00
01
10
11
Reference frequency [MHz]
7.3728
1.0
1.5
2.9
3.9
Table 18. Typical calibration time when
CAL_SELECT = 1
There are separate calibration values for
the two frequency registers. However,
dual calibration is possible if all of the
below conditions apply:
SWRS043A
Page 30 of 54
CC1070
Start calibration
fref is the reference frequency (in
MHz)
Write FREQ_A, FREQ_B, VCO,
CLOCK_A and CLOCK_B registers.
PLL_BW = 146 + 16log2(fref/7.126)
Calibrate TX frequency register A
(MAIN = 91h) or B (MAIN = D1h)
Register CALIBRATE = 3Ch
Write MAIN register = 91h or D1h:
F_REG=0 (or 1), PD_MODE=1,
FS_PD=0, CORE_PD=0, BIAS_PD=0,
RESET_N=1
Start calibration
Write CALIBRATE register = BCh
Wait for T ≥ 100 us
Read STATUS register and wait until
CAL_COMPLETE=1
Read STATUS register and wait until
LOCK_CONTINUOUS=1
Calibration OK?
No
Yes
End of calibration
Figure 17. Calibration algorithm
14.3 PLL Turn-on Time versus Loop Filter Bandwidth
If calibration has been performed the PLL
turn-on time is the time needed for the
PLL to lock to the desired frequency when
going from power down mode (with the
crystal oscillator running) to TX mode. The
SWRS043A
PLL turn-on time depends on the PLL loop
filter bandwidth. Table 19 gives the PLL
turn-on time for different PLL loop filter
bandwidths.
Page 31 of 54
CC1070
C6
[nF]
220
C7
[pF]
8200
C8
[pF]
2200
R2
[kΩ]
1.5
R3
[kΩ]
4.7
PLL turn-on time
[us]
3200
100
56
15
3900
2200
560
1000
560
150
2.2
3.3
5.6
6.8
10
18
2500
1400
1300
3.9
120
33
12
39
1080
1.0
27
3.3
27
82
950
0.2
1.5
-
47
150
700
Comment
Up to 4.8 kBaud data rate, 12.5 kHz channel
spacing
Up to 4.8 kBaud data rate, 25 kHz channel spacing
Up to 9.6 kBaud data rate, 50 kHz channel spacing
Up to 19.2 kBaud data rate, 100 kHz channel
spacing
Up to 38.4 kBaud data rate, 150 kHz channel
spacing
Up to 76.8 kBaud data rate, 200 kHz channel
spacing
Up to 153.6 kBaud data rate, 500 kHz channel
spacing
Table 19. Typical PLL turn-on time to within ±10% of channel spacing for different loop
filter bandwidths
14.4 PLL Lock Time versus Loop Filter Bandwidth
If calibration has been performed the PLL
lock time is the time needed for the PLL to
lock to the desired frequency when going
from one transmit frequency to the next by
changing the F_REG bit in the MAIN
register. The PLL lock time depends on
the PLL loop filter bandwidth. Table 20
gives the PLL lock time for different PLL
loop filter bandwidths.
C6
[nF]
C7
[pF]
C8
[pF]
R2
[kΩ]
R3
[kΩ]
220
8200
2200
1.5
4.7
PLL lock time
[us]
1
2
180
1300
100
3900
1000
2.2
6.8
270
830
56
2200
560
3.3
10
140
490
15
560
150
5.6
18
70
230
3.9
120
33
12
39
50
180
1.0
27
3.3
27
82
15
55
0.2
1.5
-
47
150
14
28
Comment
Up to 4.8 kBaud data rate, 12.5 kHz channel
spacing
Up to 4.8 kBaud data rate, 25 kHz channel
spacing
Up to 9.6 kBaud data rate, 50 kHz channel
spacing
Up to 19.2 kBaud data rate, 100 kHz channel
spacing
Up to 38.4 kBaud data rate, 150 kHz channel
spacing
Up to 76.8 kBaud data rate, 200 kHz channel
spacing
Up to 153.6 kBaud data rate, 500 kHz channel
spacing
Table 20. Typical PLL lock time to within ±10% of channel spacing for different loop filter
bandwidths. 1) 1 channel step, 2) 1 MHz step
15 VCO Current Control
The VCO current is programmable and
should be set according to operating
frequency
and
output
power.
Recommended
settings
for
the
VCO_CURRENT bits in the VCO register
are shown in the register overview (page
40) and also given by SmartRF® Studio.
SWRS043A
The VCO current for frequency FREQ_A
and FREQ_B can be programmed
independently.
The bias current for the PA buffers is also
programmable. The BUFF_CURRENT
register controls this current.
Page 32 of 54
CC1070
16 Power Management
CC1070 offers great flexibility for power
management in order to meet strict power
consumption requirements in batteryoperated applications. Power down mode
is controlled through the MAIN register.
There are separate bits to control the TX
part, the frequency synthesizer and the
crystal oscillator in the MAIN register. This
individual control can be used to optimize
for lowest possible current consumption in
each application. Figure 18 shows a
typical
power-on
and
initializing
sequences
for
minimum
power
consumption.
Power Off
Turn on power
R
Reset
CC1070
MAIN:: FREG = 0
PD_MODE = 1,, FS_PD = 1,
XOSC_PD = 1, BIAS_PD = 1,
RESET_N = 0
Figure 19 shows a typical sequence for
activating TX mode from power down
mode for minimum power consumption.
MAIN: RESET_N = 1
Note that PSEL should be tri-stated or set
to a high level during power down mode in
order to prevent a trickle current from
flowing in the internal pull-up resistor.
Program all necessary registers
except MAIN and RESET
TI recommends resetting the CC1070 (by
clearing the RESET_N bit in the MAIN
register) when the chip is powered up
initially. All registers that need to be
configured should then be programmed
(those which differ from their default
values). Registers can be programmed
freely in any order. The CC1070 should then
be calibrated. After this is completed, the
CC1070 is ready for use. See the detailed
procedure flowcharts in Figure 17 - Figure
19.
Application Note AN023 CC1020 MCU
Interfacing provides source code for
CC1020. This source code can be used as
a starting point when writing source code
for CC1070 .
Turn on crystal oscillator, bias
generator and synthesizer
successively
Calibrate VCO and PLL
MAIN: PD_MODE = 1,
FS_PD = 1, XOSC_PD = 1,
BIAS_PD = 1
PA_POWER = 00h
Power Down mode
Figure 18. Initializing sequence
SWRS043A
Page 33 of 54
CC1070
Power Down mode
Turn on crystal oscillator core
MAIN: PD_MODE=1, FS_PD=1,
XOSC_PD=0, BIAS_PD=1
PA_POWER: 00h
Wait 1.2 ms*
*Time to wait depends
on the crystal frequency
and the load capacitance
Turn on bias generator
MAIN: BIAS_PD = 0
Wait 150 µs
Turn on frequency synthesizer
MAIN: F_REG=1, FS_PD=0
Wait until lock is detected from LOCK
pin or STATUS register
Turn on TX:
MAIN: PD_MODE = 0
Wait 100 µs then set PA_POWER
TX mode
Set PA_POWER = 00h
Wait 100 µs
Turn off TX:
MAIN: PD_MODE = 1, FS_PD=1,
XOSC_PD=1, BIAS_PD=1
Power Down mode
Figure 19. Sequence for activating TX mode
17 Crystal Oscillator
Any crystal frequency in the range 4 - 20
MHz can be used. The crystal frequency is
used as reference for the data rate (as
well as other internal functions) and in the
4 – 20 MHz range the frequencies 4.9152,
7.3728, 9.8304, 12.2880, 14.7456,
SWRS043A
17.2032, 19.6608 MHz will give accurate
data rates as shown in Table 14. The
crystal frequency will influence the
programming of the CLOCK_A, CLOCK_B
and MODEM registers.
Page 34 of 54
CC1070
An external clock signal or the internal
crystal oscillator can be used as main
frequency reference. An external clock
signal should be connected to XOSC_Q1,
while XOSC_Q2 should be left open. The
XOSC_BYPASS bit in the INTERFACE
register should be set to ‘1’ when an
external digital rail-to-rail clock signal is
used. No DC block should be used then. A
sine with smaller amplitude can also be
used. A DC blocking capacitor must then
be used (10 nF) and the XOSC_BYPASS
bit in the INTERFACE register should be
set to ‘0’. For input signal amplitude, see
section 4.2 on page 8.
The parasitic capacitance is constituted by
pin input capacitance and PCB stray
capacitance. Total parasitic capacitance is
typically 8 pF. A trimming capacitor may
be placed across C5 for initial tuning if
necessary.
The crystal oscillator circuit is shown in
Figure 20. Typical component values for
different values of CL are given in Table
21.
The crystal oscillator is amplitude
regulated. This means that a high current
is required to initiate the oscillations.
When the amplitude builds up, the current
is reduced to what is necessary to
maintain
approximately
600
mVpp
amplitude. This ensures a fast start-up,
keeps the drive level to a minimum and
makes the oscillator insensitive to ESR
variations. As long as the recommended
load capacitance values are used, the
ESR is not critical.
Using the internal crystal oscillator, the
crystal must be connected between the
XOSC_Q1 and XOSC_Q2 pins. The
oscillator is designed for parallel mode
operation of the crystal. In addition,
loading capacitors (C4 and C5) for the
crystal are required. The loading capacitor
values depend on the total load
capacitance, CL, specified for the crystal.
The total load capacitance seen between
the crystal terminals should equal CL for
the crystal to oscillate at the specified
frequency.
CL =
1
1
1
+
C 4 C5
The initial tolerance, temperature drift,
aging and load pulling should be carefully
specified in order to meet the required
frequency
accuracy
in
a
certain
application.
+ C parasitic
XOSC_Q
XOSC_Q
XTA
C5
C4
Figure 20. Crystal oscillator circuit
Item
C4
C5
CL= 12 pF
6.8 pF
6.8 pF
CL= 16 pF
15 pF
15 pF
CL= 22 pF
27 pF
27 pF
Table 21. Crystal oscillator component values
SWRS043A
Page 35 of 54
CC1070
18 Built-in Test Pattern Generator
The CC1070 has a built-in test pattern
generator that generates a PN9 pseudo
random sequence. The PN9_ENABLE bit
in the MODEM register enables the PN9
generator. A transition on the DI pin is
required after enabling the PN9 pseudo
random sequence.
The PN9 pseudo random sequence is
defined by the polynomial x9 + x5 + 1.
The PN9 generator can be used for
transmission of ‘real-life’ data when
measuring narrowband ACP (Adjacent
Channel Power), modulation bandwidth or
occupied bandwidth.
19 Interrupt upon PLL Lock
In synchronous mode the DCLK pin on
CC1070 can be used to give an interrupt
signal to wake the microcontroller when
the PLL is locked.
frequency the DCLK signal changes to
logic 0. When this interrupt has been
detected write PD_MODE[1:0] = 00. This
will enable the DCLK signal.
PD_MODE[1:0] in the MAIN register
should be set to 01. If DCLK_LOCK in the
INTERFACE register is set to 1 the DCLK
signal is always logic high if the PLL is not
in lock. When the PLL locks to the desired
This function can be used to wait for the
PLL to be locked before the PA is ramped
up.
20 PA_EN Digital Output Pin
20.1 Interfacing an External PA
CC1070 has a digital output pin, PA_EN,
which can be used to control an external
PA. The functionality of this pin is
controlled through the INTERFACE
register. The output can also be used as a
general digital output control signal.
EXT_PA_POL controls the active polarity
of the signal.
EXT_PA controls the function of the pin. If
EXT_PA = 1, then the PA_EN pin will be
activated when the internal PA is turned
on. Otherwise, the EXT_PA_POL bit
controls the PA_EN pin directly.
This pin can therefore also be used as a
general control signal, see section 20.2.
20.2 General Purpose Output Control Pins
The digital output pin, PA_EN, can be
used as a general control signal by setting
EXT_PA = 0. The output value is then set
directly by the value written to
EXT_PA_POL.
The LOCK pin can also be used as a
general-purpose output pin. The LOCK pin
is controlled by LOCK_SELECT[3:0] in the
SWRS043A
LOCK register. The LOCK pin is low when
LOCK_SELECT[3:0] = 0000, and high
when LOCK_SELECT[3:0] = 0001.
These features can be used to save I/O
pins on the microcontroller when the other
functions associated with these pins are
not used.
Page 36 of 54
CC1070
20.3 PA_EN Pin Drive
Figure 21 shows the PA_EN pin drive
currents. The sink and source currents
have opposite signs but absolute values
are used in Figure 21.
1400
1200
Current [uA]
1000
800
600
400
200
3.6
3.4
3.2
3
2.8
2.6
2.4
2.2
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0
Voltage on PA_EN pin [V]
source current, 3 V
sink current, 3V
source current, 2.3 V
sink current, 2.3 V
source current, 3.6 V
sink current, 3.6 V
Figure 21. Typical PA_EN pin drive
21 System Considerations and Guidelines
SRD regulations
International regulations and national laws
regulate the use of radio receivers and
transmitters. SRDs (Short Range Devices)
for license free operation are allowed to
operate in the 433 and 868 - 870 MHz
bands in most European countries. In the
United States, such devices operate in the
260 – 470 and 902 - 928 MHz bands. A
summary of the most important aspects of
these regulations can be found in
Application Note AN001 SRD regulations
for license free transceiver operation,
available from the TI web site.
Japan and Korea have allocated several
frequency bands at 424, 426, 429, 449
and 469 MHz for narrowband license free
operation. CC1070 is designed to meet the
requirements for operation in all these
bands, including the strict requirements for
narrowband operation down to 12.5 kHz
channel spacing.
Narrow band systems
CC1070 is specifically designed for
narrowband systems complying with ARIB
STD T-67 and EN 300 220. The CC1070
meets the strict requirements to ACP
(Adjacent Channel Power) and occupied
bandwidth for a narrowband transmitter.
To meet the ARIB STD T-67 requirements
a 3.0 V regulated voltage supply should be
used.
A unique feature in CC1070 is the very fine
frequency resolution. This can be used for
temperature compensation of the crystal if
the temperature drift curve is known and a
temperature sensor is included in the
system. Even initial adjustment can be
performed
using
the
frequency
programmability. This eliminates the need
for an expensive TCXO and trimming in
some applications. For more details refer
SWRS043A
Such narrowband performance normally
requires the use of external ceramic filters.
The CC1070 provides this performance as a
true single-chip solution.
Page 37 of 54
CC1070
to Application Note AN027 Temperature
Compensation available from the TI web
site.
In less demanding applications, a crystal
with low temperature drift and low aging
could
be
used
without
further
compensation. A trimmer capacitor in the
crystal oscillator circuit (in parallel with C5)
could be used to set the initial frequency
accurately.
CC1070 also has the possibility to use
Gaussian shaped FSK (GFSK). This
spectrum-shaping
feature
improves
adjacent channel power (ACP) and
occupied bandwidth. In ‘true’ FSK systems
with abrupt frequency shifting, the
spectrum is inherently broad. By making
the frequency shift ‘softer’, the spectrum
can be made significantly narrower. Thus,
higher data rates can be transmitted in the
same bandwidth using GFSK.
Low cost systems
As the CC1070 provide true narrowband
multi-channel performance without any
external filters, a very low cost high
performance system can be achieved.
The oscillator crystal can then be a low
cost crystal with 50 ppm frequency
tolerance using the on-chip frequency
tuning possibilities.
Battery operated systems
In low power applications the power down
mode should be used when CC1070 is not
being active. Depending on the start-up
time requirement the oscillator core can be
powered during power down. See section
16 on page 33 for information on how
effective power management can be
implemented.
Frequency hopping spread spectrum
systems (FHSS)
Due to the very fast locking properties of
the PLL, the CC1070 is also very suitable
for frequency hopping systems. Hop rates
of 1-100 hops/s are commonly used
depending on the bit rate and the amount
of data to be sent during each
transmission. The two frequency registers
(FREQ_A and FREQ_B) are designed
such that the ‘next’ frequency can be
programmed while the ‘present’ frequency
SWRS043A
is used. The switching between the two
frequencies is performed through use of
the MAIN register. For more details refer
to Application Note AN014 Frequency
Hopping Systems available from the TI
web site.
In order to implement a frequency hopping
system with CC1070 do the following:
Set the desired frequency, calibrate and
store the following register settings in nonvolatile memory:
STATUS1[3:0]: CHP_CURRENT[3:0]
STATUS2[4:0]: VCO_ARRAY[4:0]
STATUS3[5:0]:VCO_CAL_CURRENT[5:0]
Repeat the calibration for each desired
frequency. VCO_CAL_CURRENT[5:0] is
not dependent on the RF frequency and
the same value can be used for all
frequencies.
When performing frequency hopping, write
the stored values to the corresponding
TEST1, TEST2 and TEST3 registers, and
enable override:
TEST1[3:0]: CHP_CO[3:0]
TEST2[4:0]: VCO_AO[4:0]
TEST2[5]: VCO_OVERRIDE
TEST2[6]: CHP_OVERRIDE
TEST3[5:0]: VCO_CO[5:0]
TEST3[6]: VCO_CAL_OVERRIDE
CHP_CO[3:0] is the register setting read
from CHP_CURRENT[3:0], VCO_AO[4:0]
is
the register setting read from
VCO_ARRAY[4:0] and VCO_CO[5:0] is
the
register
setting
read
from
VCO_CAL_CURRENT[5:0].
Assume channel 1 defined by register
FREQ_A is currently being used and that
CC1070 should operate on channel 2 next
(to change channel simply write to register
MAIN[6]). The channel 2 frequency can be
set by register FREQ_B which can be
written to while operating on channel 1.
The calibration data must be written to the
TEST1-3 registers after switching to the
next frequency. That is, when hopping to a
new channel write to register MAIN[6] first
and the test registers next. The PA should
be switched off between each hop and the
PLL should be checked for lock before
Page 38 of 54
CC1070
switching the PA back on after a hop has
been performed.
Note
that
the
override
bits
VCO_OVERRIDE, CHP_OVERRIDE and
VCO_CAL_OVERRIDE must be disabled
when performing a re-calibration.
22 PCB Layout Recommendations
A two layer PCB with all components
placed on the top layer can be used. The
bottom layer of the PCB should be the
“ground-layer”.
The top layer should be used for signal
routing, and the open areas should be
filled with metallization connected to
ground using several vias.
The area under the chip is used for
grounding and must be connected to the
bottom ground plane with several vias. In
the TI reference designs we have placed 8
14 mil (0.36 mm) diameter via holes
symmetrically inside the exposed die
attached pad. These vias should be
“tented” (covered with solder mask) on the
component side of the PCB to avoid
migration of solder through the vias during
the solder reflow process.
Each decoupling capacitor should be
placed as close as possible to the supply
pin it is supposed to decouple. Each
decoupling capacitor should be connected
to the power line (or power plane) by
separate vias. The best routing is from the
power line (or power plane) to the
decoupling capacitor and then to the
CC1070 supply pin.. Supply power filtering
is very important, especially for the VCO
supply (pin 15).
Each decoupling capacitor ground pad
should be connected to the ground plane
using a separate via. Direct connections
between neighboring power pins will
increase noise coupling and should be
avoided unless absolutely necessary.
The external components should ideally
be as small as possible and surface mount
devices are highly recommended.
Precaution should be used when placing
the microcontroller in order to avoid noise
interfering with the RF circuitry.
A CC1020/1070DK Development Kit with
a fully assembled CC1070EM Evaluation
Module is available. It is strongly advised
that this reference layout is followed very
closely in order to obtain the best
performance. The layout Gerber files are
available from the TI web site.
23 Antenna Considerations
CC1070 can be used together with various
types of antennas. The most common
antennas for short-range communication
are monopole, helical and loop antennas.
Monopole
antennas
are
resonant
antennas with a length corresponding to
one quarter of the electrical wavelength
(λ/4). They are very easy to design and
can be implemented simply as a “piece of
wire” or even integrated onto the PCB.
Non-resonant monopole antennas shorter
than λ/4 can also be used, but at the
expense of range. In size and cost critical
SWRS043A
applications such an antenna may very
well be integrated onto the PCB.
Helical antennas can be thought of as a
combination of a monopole and a loop
antenna. They are a good compromise in
size critical applications. But helical
antennas tend to be more difficult to
optimize than the simple monopole.
Loop antennas are easy to integrate into
the PCB, but are less effective due to
difficult impedance matching because of
their very low radiation resistance.
Page 39 of 54
CC1070
For low power applications the λ/4monopole antenna is recommended due
to its simplicity as well as providing the
best range. The length of the λ/4monopole antenna is given by:
The antenna should be connected as
close as possible to the IC. If the antenna
is located away from the input pin the
antenna should be matched to the feeding
transmission line (50 Ω).
L = 7125 / f
For a more thorough background on
antennas, please refer to Application Note
AN003 SRD Antennas available from the
TI web site.
where f is in MHz, giving the length in cm.
An antenna for 868 MHz should be 8.2
cm, and 16.4 cm for 433 MHz.
24 Configuration Registers
The configuration of CC1070 is done by
programming the 8-bit configuration
registers. The configuration data based on
selected system parameters are most
easily found by using the SmartRF® Studio
software. Complete descriptions of the
registers are given in the following tables.
After a RESET is programmed, all the
registers have default values. The TEST
registers also get default values after a
SWRS043A
RESET, and should not be altered by the
user.
TI recommends using the register settings
found using the SmartRF® Studio
software. These are the register settings
that TI specifies across temperature,
voltage and process. Please check the TI
web site for regularly updates to the
SmartRF® Studio software.
Page 40 of 54
CC1070
24.1 CC1070 Register Overview
ADDRESS
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
20h
21h
22h
23h
24h
25h
26h
27h
28h
40h
41h
42h
43h
44h
45h
46h
47h
48h
49h
4Ah
4Bh
Byte Name
MAIN
INTERFACE
RESET
FREQ_2A
FREQ_1A
FREQ_0A
CLOCK_A
FREQ_2B
FREQ_1B
FREQ_0B
CLOCK_B
VCO_CUR
MODEM
DEVIATION
LOCK
ANALOG
BUFF_SWING
BUFF_CURRENT
PLL_BW
CALIBRATE
PA_POWER
POWERDOWN
TEST1
TEST2
TEST3
TEST4
TEST5
TEST_NFC
STATUS
RESET_DONE
STATUS1
STATUS2
STATUS3
-
Description
Main control register
Interface control register
Digital module reset register
Not used
Frequency register 2A
Frequency register 1A
Frequency register 0A
Clock generation register A
Frequency register 2B
Frequency register 1B
Frequency register 0B
Clock generation register B
VCO current control register
Modem control register
TX frequency deviation register
Not used
Not used
Not used
Not used
Not used
Not used
Lock control register
Not used
Analog modules control register
LO buffer and prescaler swing control register
LO buffer and prescaler bias current control register
PLL loop bandwidth / charge pump current control register
PLL calibration control register
Power amplifier output power register
Not used
Not used
Not used
Power-down control register
Test register for overriding PLL calibration
Test register for overriding PLL calibration
Test register for overriding PLL calibration
Test register for charge pump and IF chain testing
Test register for ADC testing
Not used
Not used
Test register for calibration
Status information register (PLL lock, RSSI, calibration ready, etc.)
Status register for digital module reset
Not used
Not used
Not used
Status of PLL calibration results etc. (test only)
Status of PLL calibration results etc. (test only)
Status of PLL calibration results etc. (test only)
Not used
Not used
Not used
Not used
SWRS043A
Page 41 of 54
CC1070
MAIN Register (00h)
REGISTER
NAME
Active
F_REG
PD_MODE[1:0]
Default
value
1
-
MAIN[7]
MAIN[6]
MAIN[5:4]
MAIN[3]
MAIN[2]
MAIN[1]
FS_PD
XOSC_PD
BIAS_PD
-
H
H
H
MAIN[0]
RESET_N
-
L
-
Description
reserved
Selection of Frequency Register, 0: Register A, 1: Register B
Power down mode
0 (00): Normal operation
1 (01): PA in power-down.
2 (10): Individual modules can be put in power-down by
programming the POWERDOWN register
3 (11): reserved
Power Down of Frequency Synthesizer
Power Down of Crystal Oscillator Core
Power Down of BIAS (Global Current Generator)
and Crystal Oscillator Buffer
Reset, active low. Writing RESET_N low will write default values to
all other registers than MAIN. Bits in MAIN do not have a default
value and will be written directly through the configuration
interface. Must be set high to complete reset.
INTERFACE Register (01h)
REGISTER
NAME
Active
XOSC_BYPASS
Default
value
0
INTERFACE[7]
INTERFACE[6]
INTERFACE[5]
DCLK_LOCK
0
H
INTERFACE[4]
INTERFACE[3]
EXT_PA
0
H
INTERFACE[2]
INTERFACE[1]
EXT_PA_POL
0
H
INTERFACE[0]
-
H
Description
Bypass internal crystal oscillator, use external clock
0: Internal crystal oscillator is used, or external sine wave fed
through a coupling capacitor
1: Internal crystal oscillator in power down, external clock
with rail-to-rail swing is used
reserved
Gate DCLK signal with PLL lock signal in synchronous mode
Only applies when PD_MODE = “01”
0: DCLK is always 1
1: DCLK is always 1 unless PLL is in lock
reserved
Use PA_EN pin to control external PA
0: PA_EN pin always equals EXT_PA_POL bit
1: PA_EN pin is asserted when internal PA is turned on
reserved
Polarity of external PA control
0: PA_EN pin is “0” when activating external PA
1: PA_EN pin is “1” when activating external PA
reserved
RESET Register (02h)
REGISTER
NAME
RESET[7]
RESET[6]
RESET[5]
RESET[4]
RESET[3]
RESET[2]
RESET[1]
RESET[0]
GAUSS_RESET_N
PN9_RESET_N
SYNTH_RESET_N
CAL_LOCK_RESET_N
Default
value
Active
0
L
0
0
L
L
0
L
Description
reserved
reserved
Reset Gaussian data filter
reserved
Reset modulator and PN9 PRBS generator
Reset digital part of frequency synthesizer
reserved
Reset calibration logic and lock detector
Note: For reset of CC1070 write RESET_N=0 in the MAIN register. The RESET register should not be used
during normal operation
Bits in the RESET register are self-clearing (will be set to 1 when the reset operation starts). Relevant digital
clocks must be running for the resetting to complete. After writing to the RESET register, the user should
verify that all reset operations have been completed, by reading the RESET_DONE status register (41h)
until all bits equal 1.
SWRS043A
Page 42 of 54
CC1070
FREQ_2A Register (04h)
REGISTER
NAME
FREQ_2A[7:0]
FREQ_A[22:15]
Default
value
131
Active
Default
value
177
Active
Default
value
124
1
Active
-
Description
8 MSB of frequency control word A
FREQ_1A Register (05h)
REGISTER
NAME
FREQ_1A[7:0]
FREQ_A[14:7]
-
Description
Bit 15 to 8 of frequency control word A
FREQ_0A Register (06h)
REGISTER
NAME
FREQ_0A[7:1]
FREQ_0A[0]
FREQ_A[6:0]
DITHER_A
H
Description
7 LSB of frequency control word A
Enable dithering for frequency A
CLOCK_A Register (07h)
REGISTER
NAME
CLOCK_A[7:5]
REF_DIV_A[2:0]
Default
value
2
Active
-
CLOCK_A[4:2]
MCLK_DIV1_A[2:0]
4
-
CLOCK_A[1:0]
MCLK_DIV2_A[1:0]
0
-
Description
Reference frequency divisor (A):
0: Not supported
1: REF_CLK frequency = Crystal frequency / 2
…
7: REF_CLK frequency = Crystal frequency / 8
It is recommended to use the highest possible reference
clock frequency that allows the desired Baud rate.
Modem clock divider 1 (A):
0: Divide by 2.5
1: Divide by 3
2: Divide by 4
3: Divide by 7.5 (2.5·3)
4: Divide by 12.5 (2.5·5)
5: Divide by 40 (2.5·16)
6: Divide by 48 (3·16)
7: Divide by 64 (4·16)
Modem clock divider 2 (A):
0: Divide by 1
1: Divide by 2
2: Divide by 4
3: Divide by 8
MODEM_CLK frequency is FREF frequency divided by
the product of divider 1 and divider 2.
Baud rate is MODEM_CLK frequency divided by 8.
FREQ_2B Register (08h)
REGISTER
NAME
FREQ_2B[7:0]
FREQ_B[22:15]
Default
value
131
Active
Default
value
189
Active
Default
value
124
1
Active
-
Description
8 MSB of frequency control word B
FREQ_1B Register (09h)
REGISTER
NAME
FREQ_1B[7:0]
FREQ_B[14:7]
-
Description
Bit 15 to 8 of frequency control word B
FREQ_0B Register (0Ah)
REGISTER
NAME
FREQ_0B[7:1]
FREQ_0B[0]
FREQ_B[6:0]
DITHER_B
H
SWRS043A
Description
7 LSB of frequency control word B
Enable dithering for frequency B
Page 43 of 54
CC1070
CLOCK_B Register (0Bh)
REGISTER
NAME
Active
REF_DIV_B[2:0]
Default
value
2
CLOCK_B[7:5]
CLOCK_B[4:2]
MCLK_DIV1_B[2:0]
4
-
CLOCK_B[1:0]
MCLK_DIV2_B[1:0]
0
-
-
Description
Reference frequency divisor (B):
0: Not supported
1: REF_CLK frequency = Crystal frequency / 2
…
7: REF_CLK frequency = Crystal frequency / 8
Modem clock divider 1 (B):
0: Divide by 2.5
1: Divide by 3
2: Divide by 4
3: Divide by 7.5 (2.5·3)
4: Divide by 12.5 (2.5·5)
5: Divide by 40 (2.5·16)
6: Divide by 48 (3·16)
7: Divide by 64 (4·16)
Modem clock divider 2 (B):
0: Divide by 1
1: Divide by 2
2: Divide by 4
3: Divide by 8
MODEM_CLK frequency is FREF frequency divided by
the product of divider 1 and divider 2.
Baud rate is MODEM_CLK frequency divided by 8.
VCO Register (0Ch)
REGISTER
NAME
Active
VCO_CURRENT_A[3:0]
Default
value
8
VCO[7:4]
VCO[3:0]
VCO_CURRENT_B[3:0]
8
-
-
Description
Control of current in VCO core for frequency A
0: 1.4 mA current in VCO core
1: 1.8 mA current in VCO core
2: 2.1 mA current in VCO core
3: 2.5 mA current in VCO core
4: 2.8 mA current in VCO core
5: 3.2 mA current in VCO core
6: 3.5 mA current in VCO core
7: 3.9 mA current in VCO core
8: 4.2 mA current in VCO core
9: 4.6 mA current in VCO core
10: 4.9 mA current in VCO core
11: 5.3 mA current in VCO core
12: 5.6 mA current in VCO core
13: 6.0 mA current in VCO core
14: 6.4 mA current in VCO core
15: 6.7 mA current in VCO core
Recommended setting: VCO_CURRENT_A=4
Control of current in VCO core for frequency B
The current steps are the same as for
VCO_CURRENT_A
Recommended setting: VCO_CURRENT_B=4
SWRS043A
Page 44 of 54
CC1070
MODEM Register (0Dh)
REGISTER
NAME
MODEM[7]
MODEM[6:4]
MODEM[3]
MODEM[2]
PN9_ENABLE
MODEM[1:0]
DATA_FORMAT[1:0]
Default
value
0
Active
0
0
H
0
-
Description
Reserved, write 0 (spare register)
Reserved
Reserved, write 0 (spare register)
Enable scrambling with PN9 pseudo-random bit
sequence
0: PN9 scrambling is disabled
9
5
1: PN9 scrambling is enabled (x +x +1)
Modem data format
0 (00): NRZ operation
1 (01): Manchester operation
2 (10): Transparent asynchronous UART operation, set
DCLK=0
3 (11): Transparent asynchronous UART operation, set
DCLK=1
DEVIATION Register (0Eh)
REGISTER
NAME
Active
TX_SHAPING
Default
value
1
DEVIATION[7]
DEVIATION[6:4]
DEVIATION [3:0]
Description
H
Enable Gaussian shaping of transmitted data
TXDEV_X[2:0]
TXDEV_M[3:0]
6
8
-
Recommended setting: TX_SHAPING=1
Transmit frequency deviation exponent
Transmit frequency deviation mantissa
Deviation in 402-470 MHz band:
(TXDEV_X−16)
FREF ·TXDEV_M ·2
Deviation in 804-940 MHz band:
(TXDEV_X−15)
FREF ·TXDEV_M ·2
On-off-keying (OOK) is used in RX/TX if TXDEV_M[3:0]=0
To find TXDEV_M given the deviation and TXDEV_X:
(16−TXDEV_X)
/FREF
(15−TXDEV_X)
/FREF
TXDEV_M = deviation·2
in 402-470 MHz band.
TXDEV_M = deviation·2
in 804-940 MHz band.
Decrease TXDEV_X and try again if TXDEV_M<8.
Increase TXDEV_X and try again if TXDEV_M≥16.
SWRS043A
Page 45 of 54
CC1070
LOCK Register (15h)
REGISTER
NAME
Active
LOCK_SELECT[3:0]
Default
value
0
LOCK[7:4]
LOCK[3]
WINDOW_WIDTH
0
-
LOCK[2]
LOCK_MODE
0
-
LOCK[1:0]
LOCK_ACCURACY[1:0]
0
-
-
Description
Selection of signals to LOCK pin
0: Set to 0
1: Set to 1
2: LOCK_CONTINUOUS (active low)
3: LOCK_INSTANT (active low)
4: Set to 0
5: CAL_COMPLETE (active low)
6: Set to 0
7: FXOSC
8: REF_CLK
9: Set to 0
10: Set to 0
11: PRE_CLK
12: DS_CLK
13: MODEM_CLK
14: VCO_CAL_COMP
15: F_COMP
Selects lock window width
0: Lock window is 2 prescaler clock cycles wide
1: Lock window is 4 prescaler clock cycles wide
Recommended setting: WINDOW_WIDTH=0.
Selects lock detector mode
0: Counter restart mode
1: Up/Down counter mode
Recommended setting: LOCK_MODE=0.
Selects lock accuracy (counter threshold values)
0: Declare lock at counter value 127, out of lock at value 111
1: Declare lock at counter value 255, out of lock at value 239
2: Declare lock at counter value 511, out of lock at value 495
3: Declare lock at counter value 1023, out of lock at value
1007
Note: Set LOCK_SELECT=2 to use the LOCK pin as a lock indicator.
SWRS043A
Page 46 of 54
CC1070
ANALOG Register (17h)
REGISTER
NAME
Active
BANDSELECT
Default
value
1
ANALOG[7]
ANALOG[6]
ANALOG[5]
ANALOG[4]
PD_LONG
0
H
ANALOG[3]
ANALOG[2]
PA_BOOST
0
0
H
ANALOG[1:0]
DIV_BUFF_CURRENT[1:0]
3
-
-
Description
Frequency band selection
0: 402-470 MHz band
1: 804-940 MHz band
reserved
reserved
Selects short or long reset delay in phase
detector
0: Short reset delay
1: Long reset delay
Recommended setting: PD_LONG=0.
Reserved, write 0 (spare register)
Boost PA bias current for higher output power
Recommended setting: PA_BOOST=1.
Overall bias current adjustment for VCO divider
and buffers
0: 4/6 of nominal VCO divider and buffer current
1: 4/5 of nominal VCO divider and buffer current
2: Nominal VCO divider and buffer current
3: 4/3 of nominal VCO divider and buffer current
Recommended settings:
DIV_BUFF_CURRENT=3
BUFF_SWING Register (18h)
REGISTER
NAME
BUFF_SWING[7:6]
PRE_SWING[1:0]
BUFF_SWING[5:3]
BUFF_SWING[2:0]
TX_SWING[2:0]
Default
value
3
Active
-
1
-
Description
Prescaler swing. Fractions for PRE_CURRENT=0:
0: 2/3 of nominal swing
1: 1/2 of nominal swing
2: 4/3 of nominal swing
3: Nominal swing
Recommended setting: PRE_SWING=0.
reserved
LO buffer swing, in TX (to power amplifier driver)
0: Smallest load resistance (smallest swing)
…
7: Largest load resistance (largest swing)
Recommended settings:
TX_SWING=4 for 402-470 MHz
TX_SWING=0 for 804-940 MHz.
BUFF_CURRENT Register (19h)
REGISTER
NAME
BUFF_CURRENT[7:6]
PRE_CURRENT[1:0]
BUFF_CURRENT[5:3]
BUFF_CURRENT[2:0]
TX_CURRENT[2:0]
Default
value
1
5
Active
-
-
Description
Prescaler current scaling
0: Nominal current
1: 2/3 of nominal current
2: 1/2 of nominal current
3: 2/5 of nominal current
Recommended setting: PRE_CURRENT=0.
reserved
LO buffer current, in TX (to PA driver)
0: Minimum buffer current
…
7: Maximum buffer current
Recommended settings:
TX_CURRENT=2 for 402-470 MHz
TX_CURRENT=4 for 804-940 MHz.
SWRS043A
Page 47 of 54
CC1070
PLL_BW Register (1Ah)
REGISTER
PLL_BW[7:0]
NAME
Default
value
134
PLL_BW[7:0]
Active
Description
-
Charge pump current scaling/rounding factor.
Used to calibrate charge pump current for the
desired PLL loop bandwidth. The value is given by:
PLL_BW = 146 + 16 log2(fref/7.126) where fref is the
reference frequency in MHz.
CALIBRATE Register (1Bh)
REGISTER
NAME
Active
CAL_START
Default
value
0
CALIBRATE[7]
CALIBRATE[6]
CAL_DUAL
0
H
CALIBRATE[5:4]
CAL_WAIT[1:0]
0
-
↑
Description
↑ 1: Calibration started
0: Calibration inactive
Use calibration results for both frequency A and B
0: Store results in A or B defined by F_REG (MAIN[6])
1: Store calibration results in both A and B
Selects dividers for clock used during calibration, and
thereby calibration wait time. Encoding when
CAL_SELECT = 1:
0 – divider 8
1 – divider 16
2 – divider 40
3 – divider 80
Encoding when CAL_SELECT = 0:
0 – divider 80
1 – divider 128
2 – divider 160
3 – divider 256
For CAL_SELECT = 0 this leads to:
0: Calibration time is approx. 90000 F_REF periods
1: Calibration time is approx. 110000 F_REF periods
2: Calibration time is approx. 130000 F_REF periods
3: Calibration time is approx. 200000 F_REF periods
CALIBRATE[3]
CAL_SELECT
1
-
CALIBRATE[2:0]
CAL_ITERATE[2:0]
5
-
Recommended setting:
CAL_WAIT=3 for best accuracy in calibrated PLL loop
filter bandwidth.
Selects calibration routine
0: CC1020 style calibration
1: New calibration routine (default)
Recommended setting: CAL_SELECT=1.
Iteration start value for calibration DAC
0 (000): DAC start value 1, VC<0.49V after calibration
1 (001): DAC start value 2, VC<0.66V after calibration
2 (010): DAC start value 3, VC<0.82V after calibration
3 (011): DAC start value 4, VC<0.99V after calibration
4 (100): DAC start value 5, VC<1.15V after calibration
5 (101): DAC start value 6, VC<1.32V after calibration
6 (110): DAC start value 7, VC<1.48V after calibration
7 (111): DAC start value 8, VC<1.65V after calibration
Recommended setting: CAL_ITERATE=4.
SWRS043A
Page 48 of 54
CC1070
PA_POWER Register (1Ch)
REGISTER
NAME
Active
PA_HIGH [3:0]
Default
value
0
PA_POWER[7:4]
PA_POWER[3:0]
PA_LOW[3:0]
15
-
Description
-
Controls output power in high-power array
0: High-power array is off
1: Minimum high-power array output power
…
15: Maximum high-power array output power
Controls output power in low-power array
0: Low-power array is off
1: Minimum low-power array output power
…
15: Maximum low-power array output power
It is more efficient in terms of current consumption to use
either the lower or upper 4-bits in the PA_POWER
register to control the power.
POWERDOWN Register (20h)
REGISTER
NAME
POWERDOWN[7]
POWERDOWN[6]
POWERDOWN[5]
PA_PD
VCO_PD
BUFF_PD
POWERDOWN[4]
POWERDOWN[3]
POWERDOWN[2]
POWERDOWN[1]
POWERDOWN[0]
CHP_PD
-
Default
value
0
0
0
Active
0
H
Description
H
H
H
Sets PA in power-down when PD_MODE[1:0]=2
Sets VCO in power-down when PD_MODE[1:0]=2
Sets VCO divider, LO buffers and prescaler in power-down
when PD_MODE[1:0]=2
Sets charge pump in power-down when PD_MODE[1:0]=2
reserved
reserved
reserved
reserved
TEST1 Register (21h, for test only)
REGISTER
NAME
Active
CAL_DAC_OPEN[3:0]
Default
value
4
TEST1[7:4]
TEST1[3:0]
CHP_CO[3:0]
13
-
Active
-
Description
Calibration DAC override value, active when
BREAK_LOOP=1
Charge pump current override value
TEST2 Register (22h, for test only)
REGISTER
NAME
TEST2[7]
BREAK_LOOP
Default
value
0
TEST2[6]
CHP_OVERRIDE
0
H
TEST2[5]
VCO_OVERRIDE
0
H
TEST2[4:0]
VCO_AO[4:0]
16
-
Default
value
0
0
Active
H
Description
0: PLL loop closed
1: PLL loop open
0: use calibrated value
1: use CHP_CO[3:0] value
0: use calibrated value
1: use VCO_AO[4:0] value
VCO_ARRAY override value
TEST3 Register (23h, for test only)
REGISTER
NAME
TEST3[7]
TEST3[6]
VCO_CAL_MANUAL
VCO_CAL_OVERRIDE
TEST3[5:0]
VCO_CO[5:0]
6
H
H
-
SWRS043A
Description
Enables “manual” VCO calibration (test only)
Override VCO current calibration
0: Use calibrated value
1: Use VCO_CO[5:0] value
VCO_CAL_OVERRIDE controls VCO_CAL_CLK if
VCO_CAL_MANUAL=1. Negative transitions are then
used to sample VCO_CAL_COMP.
VCO_CAL_CURRENT override value
Page 49 of 54
CC1070
TEST4 Register (24h, for test only)
REGISTER
NAME
TEST4[7]
TEST4[6]
TEST4[5]
TEST4[4:3]
TEST4[2]
TEST4[1]
TEST4[0]
CHP_DISABLE
CHP_TEST_UP
CHP_TEST_DN
-
Default
value
0
0
0
Active
Default
value
0
Active
1
H
Active
H
H
H
Description
Disable normal charge pump operation
Force charge pump to output “up” current
Force charge pump to output “down” current
reserved
reserved
reserved
reserved
TEST5 Register (25h, for test only)
REGISTER
NAME
TEST5[7]
F_COMP_ENABLE
TEST5[6]
TEST5[5]
TEST5[4]
TEST5[3]
TEST5[2]
TEST5[1:0]
SET_DITHER_CLOCK
-
H
Description
Enable frequency comparator output F_COMP from
phase detector
Enable dithering of delta-sigma clock
reserved
reserved
reserved
reserved
reserved
TEST_NFC Register (28h, for test only)
REGISTER
NAME
TEST_NFC[7:6]
CAL_WTIME_2
Default
value
0
TEST_NFC[5:4]
CAL_WTIME_1
1
-
TEST_NFC[3:0]
CAL_DEC_LIMIT
5
-
Active
-
Description
Wait time vcdac, vco_array, chp_current calibrations.
Encoding:
0 – 1 clock cycle
1 – 2 clock cycles
2 – 6 clock cycles
3 – 50 clock cycles
Wait time vco_cal_current calibration. Encoding:
0 – 1 clock cycle
1 – 12 clock cycles
2 – 63 clock cycles
3 – 127 clock cycles
Calibration decision limit in new frequency comparator
STATUS Register (40h, read only)
REGISTER
NAME
STATUS[7]
CAL_COMPLETE
Default
value
-
STATUS[6]
STATUS[5]
STATUS[4]
LOCK_INSTANT
LOCK_CONTINUOUS
-
H
H
STATUS[3]
STATUS[2]
STATUS[1]
STATUS[0]
LOCK
DCLK
DIO
-
H
H
H
H
SWRS043A
Description
Set to 0 when PLL calibration starts, and set to 1 when
calibration has finished
reserved
Instantaneous PLL lock indicator
PLL lock indicator, as defined by LOCK_ACCURACY.
Set to 1 when PLL is in lock
reserved
Logical level on LOCK pin
Logical level on DCLK pin
Logical level on DIO pin
Page 50 of 54
CC1070
RESET_DONE Register (41h, read only, test only)
REGISTER
NAME
Default
value
RESET_DONE[7]
RESET_DONE[6]
RESET_DONE[5]
RESET_DONE[4]
RESET_DONE[3]
RESET_DONE[2]
GAUSS_RESET_DONE
PN9_RESET_DONE
SYNTH_RESET_DONE
RESET_DONE[1]
RESET_DONE[0]
CAL_LOCK_RESET_DONE
Active
-
H
-
H
H
-
H
Description
reserved
reserved
Reset of Gaussian data filter done
reserved
Reset of PN9 PRBS generator
Reset digital part of frequency synthesizer
done
reserved
Reset of calibration logic and lock detector
done
STATUS1 Register (45h, for test only)
REGISTER
NAME
STATUS1[7:4]
STATUS1[3:0]
CAL_DAC[3:0]
CHP_CURRENT[3:0]
Default
value
-
Active
Description
-
Status vector defining applied Calibration DAC value
Status vector defining applied CHP_CURRENT value
STATUS2 Register (46h, for test only)
REGISTER
NAME
Active
CC1070_VERSION[2:0]
Default
value
-
STATUS2[7:5]
STATUS2[4:0]
VCO_ARRAY[4:0]
-
-
-
Description
CC1070 version code:
0: Pre-production version
1: First production version
2-7: Reserved for future use
Status vector defining applied VCO_ARRAY
value
STATUS3 Register (47h, for test only)
REGISTER
NAME
Active
F_COMP
Default
value
-
STATUS3[7]
STATUS3[6]
VCO_CAL_COMP
-
-
STATUS3[5:0]
VCO_CAL_CURRENT[5:0]
-
-
SWRS043A
-
Description
Frequency comparator output from phase
detector
Readout of VCO current calibration comparator
Equals 1 if current defined by
VCO_CURRENT_A/B is larger than the VCO
core current
Status vector defining applied
VCO_CAL_CURRENT value
Page 51 of 54
CC1070
25 Package Marking
When contacting technical support with a chip-related question, please state the entire marking
information as stated below (this is for RGW package).
CC1070
TI YMS
LLLL G4
o – pin one symbolization
TI – TI letters
YM – Year Month Date Code
SLLLL – Assembly Lot Code
G4 – fixed code
25.1 Soldering Information
The recommendation for lead-free reflow in IPC/JEDEC J-STD-020 should be followed.
25.2 Tray Specification
QFN 5x5 mm standard shipping tray.
Package
QFN 20 (RSQ)
Tray Width
135.9 mm
Tray Specification
Tray Height
Tray Length
7.62 mm
315 mm
Units per Tray
490
25.3 Carrier Tape and Reel Specification
Carrier tape and reel is in accordance with EIA Specification 481.
Package
Tape Width
QFN 20 (RSQR)
12 mm
Tape and Reel Specification
Component
Hole
Pitch
Pitch
8 mm
4 mm
SWRS043A
Reel
Diameter
13”
Units per Reel
5000
Page 52 of 54
CC1070
26 Ordering Information
Orderable
Device
Package
Type
Package
Drawing
Pins
Package
Qty
Eco Plan (2)
(1)
Lead
Finish
MSL Peak
Temp (3)
CC1070RSQ
NRND
QFN
RSQ
20
490
Matte Tin
CC1070RSQR
NRND
QFN
RSQ
20
5000
CC1070RGWT
Active
QFN
RGW
20
250
CC1070RGWR
Active
QFN
RGW
20
3000
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
LEVEL3-260C
1 YEAR
LEVEL3-260C
1 YEAR
LEVEL3-260C
1 YEAR
LEVEL3-260C
1 YEAR
Status
Orderable Evaluation Module
CC1020_1070DK-433
Description
CC1020/1070 Development Kit, 433 MHz
CC1020_1070DK-868/915
CC1020/1070 Development Kit, 868/915 MHz
SWRS043A
Matte Tin
Cu NiPdAu
Cu NiPdAu
Minimum Order Quantity
1
1
Page 53 of 54
CC1070
27 General Information
Document Revision History
Revision
Date
1.0
1.1
2003-10-30
2005-02-09
1.2
2005-10-20
1.3
SWRS043
SWRS043A
2006-02-01
2010-01-06
Description/Changes
Initial release.
The various sections have been reorganized to improve readability
Added chapter numbering
Reorganized electrical specification section
Electrical specifications updated
Changed “channel width” to “channel spacing”
Changes to current consumption figures in TX mode and crystal
oscillator, bias and synthesizer mode
Included data on PA_EN pin drive
Included data on PLL lock time
Included data on PLL turn-on time
Updates to section on output power programming
Updates to section on output matching
Updates to section on VCO and PLL self-calibration
Updates to section on VCO, charge pump and PLL loop filter
New bill of materials for operation at 433 MHz and 868/915 MHz
Added recommended PCB footprint for package (QFN 20)
Added list of abbreviations
Changes to ordering information
Calibration routine flow chart changed
Added chapter on TX data latency
Updates to Ordering Information and Address Information.
The lowest supply voltage has been changed from 2.1 V to 2.3 V
Removed logo from header
Changed numbering on capacitors connected to XOSC_Q1 and
XOSC_Q2 in figure 3 and figure 20 to reflect the reference design.
Changes to chapter on Package Description
Changes to chapter on Package Marking
Removed chapter on Package Thermal Properties
Changes to Ordering Information
Removed chapter on Product Status Definition
Tape and Reel Information on new package (RGW) added
Removed chapter on Address Information
Added ESD results
SWRS043A
Page 54 of 54
PACKAGE MATERIALS INFORMATION
www.ti.com
29-Sep-2019
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
CC1070RGWR
VQFN
RGW
20
3000
330.0
12.4
5.3
5.3
1.5
8.0
12.0
Q2
CC1070RGWT
VQFN
RGW
20
250
180.0
12.4
5.3
5.3
1.5
8.0
12.0
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
29-Sep-2019
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
CC1070RGWR
VQFN
RGW
20
3000
350.0
350.0
43.0
CC1070RGWT
VQFN
RGW
20
250
210.0
185.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertising