S i 5 3 1 5 4 - E V B S i 5 3 1 5 4 E V A L U A T I O N B O A R D U S E R ’ S G U I D E
The Si53154 is a four port PCIe clock buffer compliant to the PCIe Gen1, Gen2 and Gen3 standards. The Si53154 is a 24-pin QFN device that operates on a 3.3 V power supply and can be controlled using SMBus signals along with hardware control input pins. The device is spread aware and accepts a frequency spread differential clock frequency range from 100 to 210 MHz.
The connections are described in this document. This document is intended to be used in conjunction with the Si53154 device and data sheet for the following tests: PCIe Gen1, Gen2, Gen3 compliancy Power consumption test Jitter performance Testing out I 2 C code for signal tuning In-system validation where SMA connectors are present
Rev. 0.1 1/12
GND VDD = 3.3V power supply Power connectors Differential Clock Input DIFF3 Output Enable SDATA SCLK Si53154 DIFF1 Output Enable DIFF2 Output Enable DIFF0 Output Enable SRC0 connection for application SRC1 connection for application
Copyright © 2012 by Silicon Labs
SRC3 connection for application SRC2 connection for application
2 S i 5 3 1 5 4 - E V B
Differential Buffer Input for on Si53154-EVB only 3.3V Power Supply Connector GND Connector VDD Connectors I2C connect -For I2C read and write. In sequence SData, Gnd, SCLK from left to right . OE_DIFF3 hardware input control for DIFF3 output DIFF3 Differential output OE1 hardware input control for DIFF1 output No Connect OE2 hardware input control for DIFF2 output OE0 hardware input control for DIFF0 output Si53154 device mount
OE0 OE1 OE2 OE3 SDATA SCLK
I I I I I/O I
Description OE0, 3.3 V Input for Enabling DIFF0 Clock Output
1 = DIFF0 enabled, 0 = DIFF0 disabled.
OE1, 3.3 V Input for Enabling DIFF1 Clock Output
1 = DIFF1 enabled, 0 = DIFF1 disabled.
OE2, 3.3 V Input for Enabling DIFF2 Clock Output
1 = DIFF2 enabled, 0 = DIFF2 disabled.
OE3, 3.3 V Input for Enabling DIFF3 Clock Output
1 = DIFF3 enabled, 0 = DIFF3 disabled.
DIFF2 Differential output DIFF1 Differential output DIFF0 Differential output
Upon power-on of the device if the differential input is applied and input pins are left floating, by default all DIFF outputs DIFF[0:3] are ON. The input pin headers have clear indication of jumper settings for setting logic low (0) and high (1) as shown in the figure below, the jumper placed on middle and left pin will set input OE0 to low; and jumper placed on middle and right pin will set input OE0 to high.
The output enable pins can be changed on the fly to observe outputs stopped cleanly. Input functionality is explained in detail below.
1.1.1. OE [0:3] Inputs
The output enable pins can change on the fly when the device is on. Deasserting (valid low) results in corresponding DIFF output to be stopped after their next transition with final state low/low. Asserting (valid high) results in corresponding output that was stopped are to resume normal operation in a glitch-free manner. Each of the hardware OE [0:3] pins are mapped via I 2 C to control bit in Control register. The hardware pin and the Register Control Bit both need to be high to enable the output. Both of these form an “AND” function to disable or enable the DIFF output. Both of these form an “AND” function to disable or enable the DIFF output. The DIFF outputs and their corresponding I 2
I 2 C Control Bit
Byte1 [bit 2] Byte1 [bit 0] Byte2 [bit 7] Byte2 [bit 6]
DIFF0 DIFF1 DIFF2 DIFF3
Hardware Control Input
OE0 OE1 OE2 OE3
4 S i 5 3 1 5 4 - E V B
VDD1 VDD6 VDD12 VDD17 VDD21 For Si52144,R10 open For Si53154,R11 open VDD1 R11 NI SSON OE2 OE0 OE3 R10 0 OE1 SCLK SDATA C1 0.1uF
DUTGND DUTGND U1 5 OE2 7 OE0 18 OE3 2 OE1 3 VDD 19 SCLK 20 SDA 1 6 12 17 21 VDD1 VDD6 VDD12 VDD17 VDD21 4 24 25 VSS4 VSS24 EPAD XOUT/DIFFIN Si53154 XIN/DIFFIN# 23 DIFF0 DIFF0# 8 9 DIFF1 DIFF1# 10 11 DIFF2 DIFF2# DIFF3 DIFF3# 22 14 13 16 15 DIFF0 DIFF0# DIFF1 DIFF1# DIFF2 DIFF2# DIFF3 DIFF3#
R1 0 R2 NI Y1 NI R3 NI R4 0 XOUT_DIFFIN YC1 NI YC2 NI
XTL P/N: ECS-250-20-5PXDU-F-TR Use SMD footprint
DUTGND XIN_DIFFIN# VCC_3.3V
L1 + C6 10uF VDD_3.3V1
1 HEADER 1x1 C7 0.1uF
1 GND1 HEADER 1x1 JP1 JUMPER L2 JP2 JUMPER L3 JP3 JUMPER L4 JP4 JUMPER L5 JP5 JUMPER L6 TP1 TP2 TP3 TP4 TP5 VDD1 VDD21 VDD6 VDD12 VDD17 R5 0 + C8 10uF C13 1uF R6 0 + C9 10uF C17 1uF R7 0 + C10 10uF C14 1uF R8 0 + C11 10uF C15 1uF R9 0 + C12 10uF C16 1uF
OE2 HEADER 1x3 P2 3 2 1 GND VDD VDD_3.3V
DUTGND OE2 R16 10K OE0 HEADER 1x3 P3 VDD 3 2 1 GND OE0 VDD_3.3V
DUTGND R20 10K OE3 HEADER 1x3 P4 VDD 3 2 1 GND VDD_3.3V
OE3 DUTGND R23 10K OE1 HEADER 1x3 P5 3 2 1 GND VDD VDD_3.3V
DUTGND R24 10K OE1 SSON SSON HEADER 1x3 3 2 1 VDD P6 GND VDD_3.3V
HEADER 1x3 3 2 1 P1 R15 10K DUTGND VDD_3.3V
R17 10K SCLK SDATA
XIN_DIFFIN#1 SMA DUTGND XOUT_DIFFIN1 SMA DUTGND XIN_DIFFIN# XOUT_DIFFIN DIFF0 DIFF0# L1 SHOULD BE SHORT AS POSSIBLE DIFF1 DIFF1# L1 SHOULD BE SHORT AS POSSIBLE
DUTGND C27 2.0pF
DUTGND C29 2.0pF
DIFF0_1 SMA DUTGND DIFF0#_1 SMA DUTGND DIFF2 DIFF2# L1 SHOULD BE SHORT AS POSSIBLE C28 2.0pF
DIFF2_1 SMA DUTGND DIFF2#_1 SMA DUTGND DUTGND C32 2.0pF
DUTGND C34 2.0pF
DIFF1_1 SMA DUTGND DIFF1#_1 SMA DIFF3 DIFF3# L1 SHOULD BE SHORT AS POSSIBLE
DUTGND C31 2.0pF
DUTGND C33 2.0pF
DIFF3_1 SMA DUTGND DIFF3#_1 SMA DUTGND
One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and iOS (CBGo only).
Support and Community
Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.
Silicon Laboratories Inc.
400 West Cesar Chavez Austin, TX 78701 USA