- No category
advertisement
CPC506
3U CompactPCI
Intel Core 2 Duo Based
Processor Module
User Manual
Rev. 001 E
December 2011
The product described in this manual is compliant with all related CE standards.
Document name: CPC506 User Manual
Manual version: 001 E
Ref. docs: CPC506-UM-v1.00-R (IMES.421459.506 RE)
Copyright © 2011 Fastwel Co. Ltd. All rights reserved.
Revision Record
Rev. Index
001
Brief Description
Initial version
Product Index
CPC506, MIC584, MIC588
Date
December
2011
Contact Information
Address:
Tel.:
Fax:
E-mail:
Web:
Fastwel Co. Ltd
108 Profsoyuznaya st.,
Moscow 117437,
Russian Federation
+7 (495) 232-1681
+7 (495) 232-1654 [email protected]
http://www.fastwel.com/
Fastwel Corporation US
45 Main Street, Suite 319
Brooklyn, New York 11201
USA
+1 (718) 554-3686
+1 (718) 797-0600
Toll free: +1 (877) 787-8443 (1-877-RURUGGED)
CPC506
Table of Contents
CompactPCI Connectors J1 and J2 Pinouts...........................................................42
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
1
CPC506
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
2
CPC506
List of Tables
C P C 5 0 6 U s e r M a n u a l
3
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
CPC506
List of Figures
CompactPCI Connectors J1 and J2
à ........................................................................................41
All information in this document is provided for reference only, with no warranty of its suitability for any specific purpose. This information has been thoroughly checked and is believed to be entirely reliable and consistent with the product that it describes. However, Fastwel accepts no responsibility for inaccuracies, omissions or their consequences, as well as liability arising from the use or application of any product or example described in this document.
Fastwel Co. Ltd. reserves the right to change, modify, and improve this document or the products described in it, at Fastwel's discretion without further notice. Software described in this document is provided on an “as is” basis without warranty. Fastwel assumes no liability for consequential or incidental damages originated by the use of this software.
This document contains information, which is property of Fastwel Co. Ltd. It is not allowed to reproduce it or transmit by any means, to translate the document or to convert it to any electronic form in full or in parts without antecedent written approval of Fastwel Co. Ltd. or one of its officially authorized agents.
Fastwel and Fastwel logo are trademarks owned by Fastwel Co. Ltd., Moscow, Russian Federation. CompactPCI is a trademark of the PCI industrial Computers
Manufacturers Group. Ethernet is a registered trademark of Xerox Corporation. IEEE is a registered trademark of the Institute of Electrical and Electronics Engineers Inc.
Intel is a trademark of Intel Corporation. Pentium M and Celeron M are trademarks of Intel Corporation. Microsoft is a trademark of the Microsoft corporation. In addition, this document may include names, company logos and trademarks, which are registered trademarks and, therefore, are property of their respective owners.
Fastwel welcomes suggestions, remarks and proposals regarding the form and the content of this Manual.
C P C 5 0 6 U s e r M a n u a l
4
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
CPC506
Notation Conventions
Warning, ESD Sensitive Device!
This symbol draws your attention to the information related to electro static sensitivity of your product and its components. To keep product safety and operability it is necessary to handle it with care and follow the ESD safety directions.
Warning!
This sign marks warnings about hot surfaces. The surface of the heatsink and some components can get very hot during operation. Take due care when handling, avoid touching hot surfaces!
Caution: Electric Shock!
This symbol warns about danger of electrical shock (> 60 V) when touching products or parts of them. Failure to observe the indicated precautions and directions may expose your life to danger and may lead to damage to your product.
Warning!
Information marked by this symbol is essential for human and equipment safety.
Read this information attentively, be watchful.
Note...
This symbol and title marks important information to be read attentively for your own benefit.
C P C 5 0 6 U s e r M a n u a l
5
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
CPC506
General Safety Precautions
This product was developed for fault-free operation. Its design provides conformance to all related safety requirements. However, the life of this product can be seriously shortened by improper handling and incorrect operation. That is why it is necessary to follow general safety and operational instructions below.
Warning!
All operations on this device must be carried out by sufficiently skilled personnel only.
Warning!
When handling this product, special care must be taken not to hit the heatsink (if installed) against another rigid object. Also, be careful not to drop the product, since this may cause damage to the heatsink, CPU or other sensitive components as well.
Please, keep in mind that any physical damage to this product is not covered under warranty.
Note:
This product is guaranteed to operate within the published temperature ranges and relevant conditions. However, prolonged operation near the maximum temperature is not recommended by
Fastwel or by electronic chip manufacturers due to thermal stress related failure mechanisms. These mechanisms are common to all silicon devices, they can reduce the MTBF of the product by increasing the failure probability. Prolonged operation at the lower limits of the temperature ranges has no limitations.
Caution, Electric Shock!
Before installing this product into a system and before installing other devices on it, always ensure that your mains power is switched off.
Always disconnect external power supply cables during all handling and maintenance operations with this module to avoid serious danger of electrical shock.
C P C 5 0 6 U s e r M a n u a l
6
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
CPC506
Unpacking, Inspection and Handling
Please read the manual carefully before unpacking the module or mounting the device into your system. Keep in mind the following:
ESD Sensitive Device!
Electronic modules and their components are sensitive to static electricity. Even a non-perceptible by human being static discharge can be sufficient to destroy or degrade a component's operation!
Therefore, all handling operations and inspections of this product must be performed with due care, in order to keep product integrity and operability: n
Preferably, unpack or pack this product only at EOS/ESD safe workplaces. Otherwise, it is important to be electrically discharged before touching the product. This can be done by touching a metal part of your system case with your hand or tool. It is particularly important to observe anti-static precautions when setting jumpers or replacing components.
n
If the product contains batteries for RTC or memory back-up, ensure that the module is not placed on conductive surfaces, including anti-static mats or sponges. This can cause shortcircuit and result in damage to the battery and other components.
n
Store this product in its protective packaging while it is not used for operational purposes.
Unpacking
The product is carefully packed in an antistatic bag and in a carton box to protect it against possible damage and harmful influence during shipping. Unpack the product indoors only at a temperature not less than +15°C and relative humidity not more than 70%. Please note, that if the product was exposed to the temperatures below 0°
С for a long time, it is necessary to keep it at normal conditions for at least 24 hours before unpacking. Do not keep the product close to a heat source.
Following ESD precautions, carefully take the product out of the shipping carton box. Proper handling of the product is critical to ensure correct operation and long-term reliability. When unpacking the product, and whenever handling it thereafter, be sure to hold the module preferably by the front panel, card edges or ejector handles. Avoid touching the components and connectors.
Retain all original packaging at least until the warranty period is over. You may need it for shipments or for storage of the product.
Initial Inspection
Although the product is carefully packaged, it is still possible that shipping damages may occur.
Careful inspection of the shipping carton can reveal evidence of damage or rough handling. Should you notice that the package is damaged, please notify the shipping service and the manufacturer as soon as possible. Retain the damaged packing material for inspection.
After unpacking the product, you should inspect it for visible damage that could have occurred during shipping or unpacking. If damage is observed (usually in the form of bent component leads or loose socketed components), contact Fastwel's official distributor from which you have purchased the product for additional instructions. Depending on the severity of the damage, the product may even need to be returned to the factory for repair. DO NOT apply power to the product if it has visible damage. Doing so may cause further, possibly irreparable damage, as well as result in a fire or electric shock hazard.
If the product contains socketed components, they should be inspected to make sure they are seated fully in their sockets.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
7
CPC506
Handling
In performing all necessary installation and application operations, please follow only the instructions supplied by the present manual.
In order to keep Fastwel’s warranty, you must not change or modify this product in any way, other than specifically approved by Fastwel or described in this manual.
Technical characteristics of the systems in which this product is installed, such as operating temperature ranges and power supply parameters, should conform to the requirements stated by this document.
Retain all the original packaging, you will need it to pack the product for shipping in warranty cases or for safe storage. Please, pack the product for transportation in the way it was packed by the supplier.
When handling the product, please, remember that the module, its components and connectors require delicate care. Always keep in mind the ESD sensitivity of the product.
Three Year Warranty
Fastwel Co. Ltd. (Fastwel), warrants that its standard hardware products will be free from defects in materials and workmanship under normal use and service for the currently established warranty period. Fastwel’s only responsibility under this warranty is, at its option, to replace or repair any defective component part of such products free of charge.
Fastwel neither assumes nor authorizes any other liability in connection with the sale, installation or use of its products. Fastwel shall have no liability for direct or consequential damages of any kind arising out of sale, delay in delivery, installation, or use of its products.
If a product should fail through Fastwel's fault during the warranty period, it will be repaired free of charge. For out of warranty repairs, the customer will be invoiced for repair charges at current standard labor and materials rates.
Warranty period for Fastwel products is 36 months since the date of purchase.
The warranty set forth above does not extend to and shall not apply to:
1. Products, including software, which have been repaired or altered by other than
Fastwel personnel, unless Buyer has properly altered or repaired the products in accordance with procedures previously approved in writing by Fastwel.
2. Products, which have been subject to power, supply reversal, misuse, neglect, accident, or improper installation.
Returning a product for repair
1. Apply to Fastwel company or to any of the Fastwel's official representatives for the
Product Return Authorization.
2. Attach a failure inspection report with a product to be returned in the form, accepted by customer, with a description of the failure circumstances and symptoms.
3. Carefully package the product in the antistatic bag, in which the product had been supplied. Failure to package in antistatic material will VOID all warranties. Then package the product in a safe container for shipping.
4. The customer pays for shipping the product to Fastwel or to an official Fastwel representative or dealer.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
8
Introduction CPC506
1 Introduction
1.1
Overview
The product described in this Manual is
CPC506 – a 3U PICMG 2.30 host processor module based on low power dual-core Intel
Сore™ 2 Duo CPUs operating at 1.6 GHz or 2.2 GHz with 4 MB level 2 cache and featuring 800 MHz system bus and 965GME/ICH8M chipset.
The processor executes up to 8 floating point operations per clock cycle and can address up to 4 GB of soldered DDR2 system memory in 64-bit mode. The list of processors includes also an ultra low voltage Intel Celeron 573 with 512 KB L2 cache operating at
1 GHz supporting 533 MHz FSB.
An increased heatsink for CPU and chipset cooling with effective surface area of up to
682
cm
2
allows efficient heat dissipation within wide ambient air temperature range.
For high-speed data exchange CPC506 employs 32-bit PCI bus together with two Gigabit
Ethernet channels, four x1 PCI Express lanes configurable also as one x4 slot, and eight
USB 2.0 channels . The integrated graphics controller of Intel 965GME supports output of two independent video streams to two DVI-D interfaces available at MIC588 mezzanine expansion card (CPC506-03/04 versions only) or to standard VGA interface.
The firmware of CPC506 supports booting from LAN, from the onboard SD card, from soldered 4 GB NAND flash memory disk, or from SATA II (up to 300 MB/s) drives located on CompactPCI carrier (for example, KIC550).
The MIC584 mezzanine module supports six COM ports, two USB 2.0, PS/2, and audio.
CPC506 supports FreeDOS, Windows XP Embedded, and Linux 2.6 operating systems.
(TBA)
C P C 5 0 6 U s e r M a n u a l
9
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
Some of the CPC506's basic features are: n
4HP, 3U CompactPCI form-factor, PICMG 2.30
n
Intel® processors:
§
§
Celeron ULV 573, 1.0 GHz, 512 KB L2 cache, 533 MHz FSB
Core™ 2 Duo L7500, 1.6 GHz, 4 MB L2 cache, 800 MHz FSB
§
Core™ 2 Duo T7500, 2.2 GHz, 4 MB L2 cache, 800 MHz FSB n
Intel chipset: 82965GME GMCH and ICH8M n
Up to 4 GB of soldered dual channel DDR2 SDRAM memory with 64-bit addressing n
PCI bus: 32-bit / 33 MHz (System master, PICMG 2.0) n
PCI Express: four x1 or one x4 routed to rear I/O (*) n
Flash BIOS:
§
SPI interface, 8 Mbit
§
In-system modification n
CMOS+SFRAM for configuration parameters storage n
FRAM: 31 KB available to user n
Watchdog timer:
§
Programmable timeout period
§
NMI, IRQ or Reset signals generation n
FPGA firmware upgrade capability n
Integrated high performance graphics controller:
§
§
2D accelerator
Up to 384 MB memory shared with system
§
§
§
§
CRT displays support with resolutions of up to 2048×1536, 32 bits at 75 Hz
Dual SDVO support, front/rear output capability (*)
VGA, two DVI-D interfaces
External graphics controller support via x16 PCI-E (*) n
Secure Digital card socket n
Up to 4 GB soldered NAND flash disk with IDE interface n
SATA interface: 3 ports, SATA and SATA II support (available at the backplane) n
Gigabit Ethernet interfaces:
§
§
Two PCI-E controllers
10/100/1000 Mbps
§ n
USB:
§
Front/rear switchable
1.1 and 2.0 support,
§
Up to 8 devices: two at CPC506 front panel, two via MIC584, four via backplane n
Six serial ports via LPC interface (@MIC584) n
Parallel port: IEEE1284, ECP/EPP, available at MIC584 n
HD audio interface; Line In, Line Out, Headphones Out and Mic In (MIC584) n
PS/2 keyboard and mouse interface (MIC584) n
Real-time clock with battery backup; batteryless operation capability n
Self-control and monitoring system n
LED indicators n
Programmable ejector switch n
Phoenix® BIOS
(*) – Available either on the CPC506, on Rear I/O or on mezzanine modules
CPC506
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
10
Introduction CPC506
1.2
CPC506 Versions
At the present time, the module is offered in flexible configuration. The options include different processors, the size of soldered system memory, and other options described in this section.
Versions -03 and -04 of CPC506 are supplied with MIC588 expansion module (dual DVI-D interface) installed to the left of the processor module.
All variants except C2D2.2 are available in two versions, for industrial (-40
°C to +85°C) and for commercial (0
°C to +70°C) temperature ranges. C2D2.2 is available for commercial temperature range only. At the present time CPC506 is available in the following off-the-shelf configurations:
Table 1-1:
Configuration
Off-the-Shelf Configurations of CPC506
CPC506-01-C2D1.6-RAM4096
CPC506-02-CS1.0-RAM2048
CPC506-02-C2D1.6-RAM2048
CPC506-02-C2D2.2-RAM4096
CPC506-03-C2D2.2-RAM4096
CPC506-04-C2D1.6-RAM4096
Variants
CPC506-01-C2D1.6-RAM4096-R1-C
CPC506-01-C2D1.6-RAM4096-R2-I
CPC506-02-CS1.0-RAM2048-R1-C
CPC506-02-CS1.0-RAM2048-R1-I
CPC506-02-C2D1.6-RAM2048-R1-C
CPC506-02-C2D1.6-RAM2048-R2-I
CPC506-02-C2D2.2-RAM4096-R2-C (commercial range only)
CPC506-03-C2D2.2-RAM4096-R2-
С (commercial range only)
CPC506-04-C2D1.6-RAM4096-R1-
С
CPC506-04-C2D1.6-RAM4096-R2-I
Other configuration options are available upon request. All versions with C2D2.2 processsor are equipped with R2 type heatsink. Moreover, these versions require forced air cooling with crate air flow of 40 cfm (~68 m
3
/h). Industrial versions with C2D1.6 processor are also equipped with R2 type heatsink. The customer can choose necessary configuration options using the following template:
1 – 2 – 3 – 4 – 5 – 6 \ 7
1
2
Basic product name:
CPC506
Version:
Version
01
02
03
04
NAND Flash 4096
+
–
+
–
2xDVI-D
+
+
–
–
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
11
Introduction CPC506
3
4
5
6
7
Processor:
CS1.0
C2D1.6
C2D2.2
Intel Celeron ULV 573 (512 KB L2 cache, 1.00 GHz, 533 MHz FSB), 10 W
Intel Core 2 Duo L7500 (4 MB L2 cache, 1.6 GHz, 800 MHz FSB), 17 W
Intel Core 2 Duo T7500 (4 MB L2 cache, 2.2 GHz, 800 MHz FSB), 35 W
(C2D2.2 - commercial range only)
System memory:
RAM2048
RAM4096
2048 MB soldered DDR2 SDRAM
4096 MB soldered DDR2 SDRAM
Heatsinks:
R1
R2
Low profile, 4HP
High profile, combined 4HP/8HP. The only choice for all versions with C2D2.2 processor and for industrial versions with C2D1.6 processor
I
Operating temperature range:
C Commercial, 0
°C to +70°C
Industrial, -40
°C to +85°C
Other options:
Coating
\COATED Protective coating
Operating System
\XPE
\LNX
Windows XP Embedded
Linux 2.6
Example:
CPC506 – 01 – CS1.0 – RAM2048 – R1 – C
3U CompactPCI processor module,
4096 MB soldered NAND flash disk,
Intel Celeron ULV 573 CPU (512 KB L2 cache,1.0 GHz, 533 MHz FSB),
2048 MB soldered DDR2 SDRAM,
Low profile heatsink,
Commercial operating temperature range, 0
°C to +70°C
1.3
CPC506 Diagrams
The diagrams in this section give visual information about the CPC506 module design, its appearance, connectors and components layout. The diagrams may not reflect insignificant differences between the CPC506 versions.
C P C 5 0 6 U s e r M a n u a l
12
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
1.3.1
Figure 1-1:
Block Diagram
CPC506 Block Diagram
CK-410 &
SS Clocking
Hardware
Monitor
Mezzanine Connector
(J12)
PCI-Express x16/
SDVO
Soldered
DDR II
SDRAM
up to 4 GB
Intel
Core 2 Duo
Processor
FSB 800 MHz
965GME
GMCH
NAND
Flash
up to 4 GB
IDE to
NAND
Bridge
GbEthernet
Multiplexor
Gigabit
Ethernet
Controller
Gigabit
Ethernet
Controller
USB to
Secure
Digital
Bridge
Secure
Digital
Card Socket
ICH8M
SPI Flash
BIOS
8 Mbit
PCI-E Bus
CPU Core VR
GMCH VR
DDR VR
Power Supply
FPGA
FRAM
Mezzanine Connector (J7)
32-bit PCI Bus
PCI-PCI
Bridge
CPC506
C P C 5 0 6 U s e r M a n u a l
13
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
1.3.2
Figure 1-2:
Module Appearance
CPC506 Module Appearance with R1 Heatsink
CPC506
The appearance may vary for different versions of the module.
This photo shows
СРС506-01/-02 with R1 heatsink installed (4HP).
C P C 5 0 6 U s e r M a n u a l
14
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
Figure 1-3: CPC506-03 and -04 Bottom Side
CPC506
The appearance may vary for different versions of the module.
MIC588 is not shown. Versions -01 and -02 are not equipped with J12 connector.
C P C 5 0 6 U s e r M a n u a l
15
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
1.3.3
Figure 1-4:
Module Layout
CPC506 Module Layout: Top Side
SVGA
USB1
USB2
Status LEDs
Ethernet
Front
Panel
DDR2
SDRAM
Buzzer GMCH CPU
CPC506
J11 (cPCI J2)
PICMG 2.30
CPC506
J7
Battery
NAND Flash
Ejector Handle
The layout may slightly differ for various versions of the module.
Heatsink is not shown.
J10 (cPCI J1)
SD Memory Card
C P C 5 0 6 U s e r M a n u a l
16
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
Figure 1-5: CPC506-03 and -04 Module Layout: Bottom Side
CPC506
PCI-PCI
Bridge
ICH8M J12 DDR2
SDRAM
The layout may slightly differ for various versions of the module.
MIC588 is not shown. Versions CPC506 -01 and -02 are not equipped with J12 connector.
C P C 5 0 6 U s e r M a n u a l
17
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
1.3.4
Figure 1-6:
Module Dimensions
CPC506 Module Dimensions with R1 Heatsink
CPC506
Figure 1-7: CPC506-01/02 Module Dimensions with R2 Heatsink (8HP)
C P C 5 0 6 U s e r M a n u a l
18
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
Figure 1-8: CPC506-03/04 Module Dimensions with R1 Heatsink and MIC588
CPC506
Figure 1-9: CPC506-03/04 Module Dimensions with R2 Heatsink and MIC588
The appearance may vary for different versions of the module.
C P C 5 0 6 U s e r M a n u a l
19
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
1.3.5
Front Panel
Figure 1-10: CPC506-01/02 4HP Front Panel
CPC506
Upper Retaining Screw
SVGA Connector
USB Sockets
Ejector Handle
Programmable Switch
Lower Retaining Screw
The appearance may slightly differ for various versions of the module.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
20
Introduction
Figure 1-11: CPC506-03/04 Front Panel
CPC506
Button
В
Button
А
The appearance may slightly differ for various versions of the module.
The buttons of ejector handles are used to unlock the assembly. Moreover, the right button is a programmable switch that can be used to initialize the system manually.
C P C 5 0 6 U s e r M a n u a l
21
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
1.4
Technical Characteristics
1.4.1
CPU
Processor, Memory and Chipset
CPC506 supports the following Intel processors:
Name
Intel Celeron ULV 573
Intel Core 2 Duo L7500
Intel Core 2 Duo T7500
L2 Cache
512 KB
4 MB
4 MB
Clock Speed
1.00 GHz
1.6 GHz
2.2 GHz
FSB Speed
533 MHz
800 MHz
800 MHz
TDP
10 W
17 W
35 W
System Memory
n n n n
Up to 4 GB of soldered DDR2 SDRAM, w/o ECC
DDR2-667 standard (PC2-5300)
I/O bus clock: 333 MHz
Dual channel mode enabled
Chipset
GMCH: Intel® 82965GME
n n n n
Integrated dual-channel DDR2 memory controller
FSB interface at 800 MHz
Integrated high-performance graphics controller with analog and digital output
Support for external graphics controller with PCI Express x16 interface
Intel® ICH8M I/O Controller Hub
n n n n n n n n n n n n n n
PCI Rev. 2.2 compliant with support for 33 MHz/32-bit PCI bus
Configurable PCI Express interface
Serial ATA II controller, 3 channels
Integrated IDE controller Ultra ATA100, one channel
USB 2.0 host interface, 10 ports, 8 available to user
Low Pin Count (LPC) interface
HD-audio interface
SPI bus support
Integrated RTC with CMOS
Power management controller with ACPI and APM support
System Management Bus
Firmware Hub (FWH) interface support
Enhanced DMA controller, interrupt controller, and timer
Additional timers
CPC506
C P C 5 0 6 U s e r M a n u a l
22
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
1.4.2
Interfaces
CompactPCI Bus Interface
PCI Express
n n
Compliant with CompactPCI Specification PICMG® 2.0 R3.0
n n n n n n
System master operation
32-bit / 33 MHz master interface
3.3V / 5.0V compatible
Up to 7 bus master devices
Individual clocks for PCI devices
PCI-PCI bridge asinchronous mode support
Routed to Rear I/O module connector (J2, PICMG 2.30)
Configurable as one x4 or four x1
Serial Ports
n n
Parallel Port
n n
USB Interface
Connectors on mezzanine or Rear I/O module
Realized via LPC interface
Connector on MIC584 mezzanine or Rear I/O module
IEEE1284, ECP/EPP
Eight USB 2.0 ports: n n n
USB1 and USB2: two Type A connectors on the CPC506 front panel
USB3 and USB4: routed to MIC584 mezzanine module
USB5-8 available via J2 connector, PICMG 2.30
Gigabit Ethernet
Two 10/100/1000 Mb/s Gigabit Ethernet interfaces based on the
Intel 82574L GbE PCI Express bus controllers.
n n n n n
Two RJ45 connectors on the front panel
Switchable between front panel and J2 connector, PICMG 2.30
Automatic mode recognition
Automatic cabling configuration recognition
Cabling requirement: Category 5, UTP, four-pair cabling
Graphics
Built-in graphics controller n n n n n
High performance Intel® Graphics Media Accelerator (GMA)
Video memory up to 384 MB shared with system
CRT monitors with resolutions of up to 2048×1536, 32 bit at 75 Hz
Dual SDVO support, available via two DVI-D connectors at MIC588 card;
Video output switchable between front panel and Rear I/O
External graphics controller support via PCI-E x16
CPC506
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
23
Introduction
HD Audio
n n n n n
Realized on mezzanine (MIC584)
Line input/output
Microphone input
Headphones output
5.1 and 7.1 modes supported
Keyboard and Mouse
n n
USB KB and MS can be directly connected to CPC506
PS/2 port is available at MIC584 front panel, mouse and keyboard simultaneous connection is possible via Y-cable
Secure Digital Socket
n n
Connected to internal USB 2.0 port
Up to 16 GB cards supported
Flash Disk
n n n n
Soldered NAND flash disk 4 GB (ver. -01 and -03)
IDE interface (up to 50 MB/s)
Software disconnectable
Can be used as bootable disk
FRAM
n n
1 KB is used by the manufacturer
31 available to user
FPGA
n n n n
Keyboard controller functionality
LED indicators control
Watchdog timer control
In-system modification
SATA Interface
n n
Three ports available via backplane (PICMG 2.30)
SATA and SATA II modes supported
Flash BIOS
n n
8 Mb serial EEPROM with SPI interface
In-system modification
CPC506
C P C 5 0 6 U s e r M a n u a l
24
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction
1.4.3
Control and Monitoring
LED Indicators
System status: n n
L1: Activity indicator
Yellow: SD memory card
Red: SATA or flash disks
L2:
– Startup process monitoring
– Special system states indication
– Programmable by user
(see details in
section)
Gigabit Ethernet status (1 and 2): n n
Line (green): Line connected
Act (green): Network activity
Programmable Switch
n n
Can be used for manual initialization of the system
Integrated into the ejector handle
Thermal Management
Processor is protected from overheating by: n n n n
Internal processor temperature control unit, which initiates CPU shut down
Processor die temperature monitor
Memory chips temperature monitor
Custom designed heatsinks
Temperature Monitors
n n
LM87 hardware monitor is used for supervision of the on-die CPU temperature and the board surface temperature
LM95235 for the memory chips temperature monitoring
Real Time Clock
n
Built in ICH8M
Watchdog Timer
n n n
Realized in FPGA
Programmable timeout period
Selectable NMI, IRQ, or Reset signals generation
CPC506
C P C 5 0 6 U s e r M a n u a l
25
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Introduction CPC506
1.4.4
General
Mechanical
3U CompactPCI form factor
Dimensions: 130.4 × 212.5 × 20.32 mm (5.13” × 8.37” × 0.8”)
Module Weight:
Vibration stability:
380 g max
5g
Single shock: 100g
Multiple shock: 50g
Power Supply
+5 V
±5%; +3.3 V ±5% (from CompactPCI connector)
See
for details on power supply requirements
Temperature Ranges
Operational:
Storage:
CPC506-I
CPC506-C
-40°C ... +85°C
0
°C ... +70°C
-55°C ... +85°C
Humidity
0 to 80% RH, non-condensing
Battery
3.0 V lithium battery for RTC in a battery holder.
Use Panasonic BR2032 or compatible
1.4.5
Software
BIOS
Flash memory based enhanced Phoenix® BIOS has the following features: n n n n n n n n n n
BIOS boot support for USB keyboards
Software enable/disable function for Ethernet and COM ports configuration
Plug&Play capability
Ethernet boot option
Onboard peripherals enable/disable function
CPU power management features
Programmable handle switch function
Programmable LED control
FRAM enable option
MIC584&MIC588 configuration options
Operating Systems
Supported operating systems: n n n
FreeDOS, preinstalled
Microsoft® Windows® XPe
Linux® 2.6
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
26
Introduction CPC506
1.5
Delivery Checklist
The CPC506 delivery set includes:
1. CPC506 module
3. Consumer carton box (~ 350×260×70 mm)
Note:
Keep the antistatic bag and the original package at least until the warranty period is over. It can be used for future storage or warranty shipments.
1.6
System Expansion Modules
To expand system I/O capabilities Fastwel offers a number of interface modules. Each of these modules is available in two versions, differing in operating temperature range.
Table 1-2: Interface Expansion Modules
Name Description
MIC584-02 Mezzanine kit interface module
MIC588 Mezzanine DVI card
RIO588* Rear DVI module for MIC588
Connection
Via J7 mezzanine connector; used with CPC506 only
Via J12 mezzanine connector.
Installed on CPC506-03/-04 cPCI connector
(*) The module is developed on order.
MIC584-02 is a mezzanine interface expansion module. It is designed to be installed on the top side of CPC506 processor module and is connected via J7 connector.
MIC584-02 has the following interfaces and connectors: n
Six RS232 and RS485 serial ports – one D-Sub connector on the front panel (COM1) and four IDC connectors on board n
Two USB 2.0 ports (Type A front panel connectors) n
One LPT on-board header for connection of a PC-compatible printer or other devices with parallel interface n
Audio Interface, front panel sockets for connection of a microphone (Mic) and headphones (Phone) and Line In/Out headers onboard n
6-pin PS/2 keyboard/mouse front panel connector n
Two LEDs on the front panel
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
27
Introduction CPC506
MIC588 mezzanine interface expansion card is designed to be installed on the bottom side of
CPC506 (versions -03 and -04) and connected to the processor module via J12 connector. This card occupies the next slot to the left of CPC506 and is powered via the backplane. The card provides possibility to direct video output to the front panel connectors or to RIO588 rear expansion module.
The detailed description of expansion modules can be found in relevant sections of this Manual.
C P C 5 0 6 U s e r M a n u a l
28
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
2 Detailed Description
2.1
Processor, Memory and Chipset
2.1.1
Processor
CPC506 can be equipped with the following Intel processors:
Name
Intel Celeron ULV 573
Intel Core 2 Duo L7500
Intel Core 2 Duo T7500
L2 Cache
512 KB
4 MB
4 MB
Clock Speed
1.0 GHz
1.6 GHz
2.2 GHz
FSB Speed
533 MHz
800 MHz
800 MHz
TDP
10 W
17 W
35 W
Supported features of Core™ 2 Duo CPUs are: n
Intel® Core™ Microarchitecture n
Dual Execution Cores n
Intel® EM64T n
SSE2, SSE3, SSSE3 n
Advanced Transfer Cache Architecture n
Intel® Dynamic Acceleration n
Intel® Thermal monitor with Adaptive Thermal Monitor 2 enhancement n
Manufactured on 65 nm process n
Enhanced Intel Speedstep® Technology n
Dynamic FSB Frequency Switching n
Intel® Virtualization Technology n
Execute Disable Bit
Intel® Celeron® ULV 573 processor offers low TDP and provides high performance to power dissipation ratio. Having single core, it has the same microarchitecture and supports virtually the same main features.
The CPU is soldered to provide excellent shock and vibration stability.
2.1.2
System Memory
Total capacity of the soldered DDR2 SDRAM chips can be up to 4 GB. The installed memory is
DDR2-667 (PC2-5300) compliant and supports PC SPD (Serial Presence Detect) Specification.
Dual channel mode is supported.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
29
Detailed Description CPC506
2.1.3
Intel® Chipset
The chipset consists of the following devices: n
82965GME Graphics and Memory Controller Hub (GMCH) n
ICH8M I/O Controller Hub
North Bridge
The 965GME GMCH provides interfaces with the CPU via Front Side Bus (FSB), with dual channel
DDR2 SDRAM system memory, includes high performance internal graphics controller and supports external graphics controller via x16 PCIe link. It also provides DMI interface to the ICH.
The internal graphics controller allows connection of analog and digital displays.
Power management features include ACPI 3.0 support and Dynamic FSB frequency switching.
South Bridge
The ICH8M (82801HBM) is a multifunctional I/O Controller Hub that provides interface to the 32-bit
PCI Bus and configurable PCI Express bus, as well as to such PC interfaces as one UltraDMA100
IDE channel, three SATA II channels, ten USB 2.0 ports (eight available to user), internal real time clock with CMOS, power controller supporting ACPI and APM. Support for LPC interface, HD audio, and SPI is also provided.
2.2
Internal Peripherals
The following internal peripherals are available on the CPC506 module:
2.2.1
Timers
CPC506 is equipped with the following timers:
¢
RTC – Real-Time Clock
The ICH contains a MC146818A-compatible real-time clock. The RTC includes 256 bytes of battery-backed CMOS RAM. The RTC features include timekeeping with alarm function and
100-year calendar, as well as programmable periodic interrupt. A coin-cell battery powers the realtime clock and CMOS memory.
¢
Counters/Timers
Three 8254-type counters/timers integrated in ICH are available on the CPC506.
¢
Additional Timer
The ICH includes an additional programmable timer, which prevents system hang-ups during startups. After the first time-out period is over, it generates the SMI# signal, which starts the software hang-up recovery subroutine. If the second timeout ends, the "Reset" signal is issued to recover the system from the hardware hang-up state.
C P C 5 0 6 U s e r M a n u a l
30
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
¢
Watchdog Timer
The watchdog timer eliminates system hang-ups both during the start-up process (for example, in case of mistakes in BIOS, when the additional timer is not able to restart the system) and during normal operation. The timeout period is set in BIOS Setup program. On the expiry of the timeout period the watchdog timer issues the "Reset" signal or SMI or an interrupt. During start-up process watchdog timer monitors the BIOS code execution and resets the system in case of activation error. The instructions on watchdog timer programming can be found in the following subsections.
Watchdog timer is realized in FPGA (XC3S250E) as a LPC device. Watchdog timer consists of
24-bit Counter register (Timer Current Value Register) decremented with frequency of 32.768 kHz and Initial value register (Timer Initial Value Register). On expiry of the timeout period either interrupt, or SMI, or Reset signal is generated. It is possible to set the timeout period from 0 to 512 seconds with increments of 30.52
ms by changing the decimal value in BIOS Setup.
By default, without prior initialization, the watchdog timeout period is set to maximum that is 512 seconds. The equation below can be used to calculate the timeout T
WD
in ms as a function of the decimal value in the Timer Initial Value Register (K
WD
):
T
WD
[
ms
] = K
WD
* 10
6
/ 2
15
For example, decimal value "1" of K
WD
(000001h) corresponds to the timeout of 30.52
ms, and
K
WD
= 16777215 (FFFFFFh) to 512 seconds.
Strobing of the watchdog timer is performed in one of the following ways: n
Writing any value in the Timer Current Value Register n
Writing any value in 80h port (this mode is enabled in Timer Init Register) n
Writing to or reading from two windows. The address is set in appropriate Window
Base Address registers, the address mask is set in Windows 1&2 Address mask register, the mode is set in Timer Init Register. The Window size is from 1 to 16 bytes depending on the value in the Mask register.
Access to Watchdog Registers
The unit's configuration is based on Plug-and-Play architecture. Access to watchdog registers is available via standard I/O registers (index and data) in configuration mode.
Port
CONFIG PORT
INDEX PORT
DATA PORT
Address
302h
302h
303h
Function
Write
Read/Write
Read/Write
Configuration Mode
To enter the configuration mode write <46h><57h> key to CONFIG PORT. To exit the configuration mode write <57h><46h> key to CONFIG PORT. INDEX and DATA ports are available in configuration mode only.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
31
Detailed Description
Watchdog Timer Programming
The procedures of watchdog programming is described below:
· Enter configuration mode
· Write to LDN register a logic device number (watchdog timer has logical number 1)
CPC506
· Watchdog timer registers are available for read and write now.
For example, to read status register 3Eh and to write the value from it back:
IN AL, DX
· To exit configuration mode:
Global Configuration Registers
Index
7h
Type
R/W
Hard Reset
01h
Configuration Register
Logical Device Number
Logical Device Number register (index 7h)
Index = 7h
Bit
7:0
Name
LDN
Description
Write/Read:
Writing to this register selects logical device.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
32
Detailed Description
Logical Device 1 Configuration Registers (Watchdog Timer)
Hard Reset Index
3ch
3dh
3eh
3fh
60h
30h
38h
39h
3ah
3bh
61h
F3h
F4h
F5h
F6h
70h
F0h
F1h
F2h
-
-
-
-
-
-
-
-
I/O Port Address
-
Base+0
Base+1
Base+2
Base+3
Base+4
Base+5
Base+6
Base+7
-
-
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
00h
00h
00h
FFh
00h
00h
00h
00h
00h
40h
00h
00h
03h
Configuration Register
Activate
Timer current value [7:0]
Timer current value [15:8]
Timer current value [23:16]
Timer initial value [7:0]
Timer initial value [15:8]
Timer initial value [23:16]
Status register
Control register
Base[15:8] - I/O port base address bits [15:8]
Base[7:3] - I/O port base address bits [7:3]
Base[2:0] – should be 0;
Primary interrupt select
Reserved
Timer Init Register
Window 1 base address bits [7:0]
Window 1 base address bits [15:8]
Window 2 base address bits [7:0]
Window 2 base address bits [15:8]
Window 1 Mask bits [7:4]
Window 2 Mask bits [3:0]
CPC506
Activate register
Index = 30h
Bit Name
7:1 -
0 Activate
Description
Not used
Write/Read:
1 – Current logical device enabled
0 – Current logical device disabled
C P C 5 0 6 U s e r M a n u a l
33
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description
I/O port base address registers
Index = 60h
Bit Name
7:0 I/O_Base_Adress[15:8]
Index = 61h
Bit Name
7:0 I/O_Base_Adress[7:0]
Primary interrupt select register
Index = 70h
Bit Name
7:4 –
3:0 Interrupt_select
Description
Write/Read:
Current logical device base address bits 15:8
Description
Write/Read:
Current logical device base address bits 7:0
Description
Not used
Write/Read:
00h – Interrupt disabled
01h – IRQ1
02h – SMI
03h – IRQ3
04h – IRQ4
05h – IRQ5
06h – IRQ6
07h – IRQ7
08h – IRQ8. Interrupt disabled
09h – IRQ9
0ah – IRQ10
0bh – IRQ11
0ch – IRQ12
0dh – IRQ13. Interrupt disabled
0eh – IRQ14. Interrupt disabled
0fh – IRQ15. Interrupt disabled
CPC506
C P C 5 0 6 U s e r M a n u a l
34
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
Timer Init register
Index = F1h
Bit Name
7:5 –
4 P80E
3
2
1
0
WND2_WR_EN
WND2_RD_EN
WND1_WR_EN
WND1_RD_EN
Description
Not used
Write/Read:
Counter reset on writing to 80h port
1 – Enabled
0 – Disabled
Write/Read:
Counter reset on writing cycle to window 2
1 – Enabled
0 – Disabled
Write/Read:
Counter reset on reading cycle from window 2
1 – Enabled
0 – Disabled
Write/Read:
Counter reset on writing cycle to window 1
1 – Enabled
0 – Disabled
Write/Read:
Counter reset on reading cycle from window 1
1 – Enabled
0 – Disabled
Window 1 port base address registers
Index = F2h
Bit Name
7:0 Window1_Base_Adress[7:0]
Description
Write/Read:
Bits 7:0 of Window 1 base address
Index = F3h
Bit Name
7:0 Window1_Base_Adress[15:8]
Description
Write/Read:
Bits 15:8 of Window 1 base address
Window 2 port base address registers
Index = F4h
Bit Name
7:0 Window2_Base_Adress[7:0]
Description
Write/Read:
Bits 7:0 of Window 2 base address
Index = F5h
Bit Name
7:0 Window2_Base_Adress[15:8]
Description
Write/Read:
Bits 15:8 of Window 2 base address
C P C 5 0 6 U s e r M a n u a l
35
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description
Windows 1&2 address mask register
Index = F6h
Bit Name
7:4
3:0
Window1_MASK[3:0]
Window2_MASK[3:0]
Description
Write/Read:
Bits 3:0 Window 1 address mask
Write/Read:
Bits 3:0 Window 2 address mask
WDT Controller I/O Registers
Timer Current Value Register [23:0]
Base+0h
Bit Name
7:0 Timer_Current_Value[7:0]
Base+1h
Bit Name
7:0 Timer_Current_Value[15:8]
Base+2h
Bit Name
7:0 Timer_Current_Value[23:16]
Description
Write/Read:
Bits 7:0 of the current timer value
Description
Write/Read:
Bits 15:8 of the current timer value
Description
Write/Read:
Bits 23:16 of the current timer value
Timer Initial Value Register [23:0]
Base+3h
Bit Name
7:0 Timer_Initial_Value[7:0]
Base+4h
Bit Name
7:0 Timer_Initial_Value[15:8]
Base+5h
Bit Name
7:0 Timer_Initial_Value[23:16]
Description
Write/Read:
Bits 7:0 of the initial timer value
Description
Write/Read:
Bits 15:8 of the initial timer value
Description
Write/Read:
Bits 23:16 of the initial timer value
C P C 5 0 6 U s e r M a n u a l
36
CPC506
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
Status Register
Base+6h
Bit
7:3
Name
–
2 STM
1
0
SME
TMF
Description
Reserved
Write/Read:
Second timeout flag. It is set to “1”, if TMF=1 and RSTE=1.
Cleared by writing “1” into this bit.
Read:
SMI enabled on timeout flag. It is set to “1”, if SMI mode is enabled in Primary interrupt select register (index 70h).
Write/Read:
Timeout flag. It is set to “1” on expiry of the timeout. This flag enables interrupt generation. Cleared by writing “1” into this bit, or by writing to 80h port, or on access to windows 1 or 2 on condition that one of these modes is enabled.
Control Register
Base+7h
Bit
7:2
Name
–
1 CNTE
0 RSTE
Description
Reserved
Write/Read:
Writing “1” enables watchdog countdown.
Write/Read:
Writing “1” enables Reset on timeout.
2.2.2
Battery
The CPC506 utilizes a 3.0 V lithium battery for the RTC and CMOS memory backup. Use
Panasonic BR2032 or compatible. Batteryless operation is possible with no RTC function.
2.2.3
Local SMBus Devices
The CPC506 incorporates a System Management Bus to access several system monitoring and control devices via a two-wire I
2
C™ bus interface. The following table presents functions and addresses of onboard SMBus devices.
Table 2-1:
№
1
2
3
4
SMBus Devices
SMB Address
0D2H
0A0H and 0A2H
5CH
4CH
Device
SLG8SP533V System clock generator
SPD EEPROM module
LM87 PCB & CPU temperature sensor
LM95235 RAM temperature sensor
Upon request, temperature monitors can report information on temperatures of system components to system control facilities ensuring safe operation.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
37
Detailed Description CPC506
2.2.4
Flash Memory
2.2.4.1
NAND Flash
The CPC506 (versions -01 and -03) is equipped with soldered NAND flash memory modules with
IDE interface (up to 50 MB/s) having total capacity of 4 GB for storing user programs and data. It can be used as a boot disk.
2.2.4.2
Secure Digital Socket
The CPC506 has a standard socket for SD cards connected to an internal USB 2.0 port. Maximum capacity of SD cards is 16 GB.
2.2.4.3
FRAM Emergency Storage for User Data
Fast serial FRAM (32 KB) is installed on the module. 1 KB is used by manufacturer, 31 KB is available for storage of critical user data in case of power supply failure. FRAM device registers and programming is described below.
FRAM Registers (Logical device 3)
Index
30h
I/O Port Address
-
Base+0
Base+1
Base+2
Base+3
Type
R/W
R/W
R/W
R/W
R/W
60h
61h
-
-
R/W
R/W
Hard Reset
00h
00h
00h
00h
Configuration Register
Activate
FRAM address value [7:0]
FRAM address value [14:8]
FRAM data value [7:0]
FRAM Control register
[7:1] – reserved
[0] – autoincrement mode
Base[15:8] - I/O port base address bits [15:8]
Base[7:3] - I/O port base address bits [7:3]
Base[2:0] – must be 0
To work with FRAM it is necessary to set the base address for the device (LDN=3) and activate it the same way it is done for the watchdog timer. Subsequent operation is performed in I/O area in relation to the specified base address. Bit <0> of the Control register (Base+3) enables the address autoincrement mode for reading from/writing to the Data register (Base+2).
C P C 5 0 6 U s e r M a n u a l
38
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description
FRAM Programming
The procedures of FRAM programming is described below:
· Enter configuration mode:
· Write a logic device number (FRAM has logical number 3) to LDN register:
CPC506
· Set base address for the device in I/O area (for example, 310h):
· Activate the device:
· To exit configuration mode:
C P C 5 0 6 U s e r M a n u a l
39
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description
Further operations with FRAM are performed in I/O area at addresses 310h-313h.
· Write data byte (32h) to FRAM address 144h:
CPC506
· Reading data byte from FRAM address 101h:
IN AL, DX
C P C 5 0 6 U s e r M a n u a l
40
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description
2.3
Module Interfaces
2.3.1
Figure 2-1:
CompactPCI Bus Connectors
CompactPCI Connectors J1 and J2
à
The CPC506 is designed for a CompactPCI bus architecture, but it utilizes only two of standard CompactPCI connectors –
J1 and J2. The CompactPCI standard is electrically identical to the PCI local bus. However, these systems are improved to support multiple slots and to operate in harsh industrial environments.
J1 stadard CompactPCI connector is marked as J10 on board, J2 (CompactPCI 2.30) is marked as J11.
2.3.1.1
CompactPCI Connector Color Coding
Guide lugs on CompactPCI connectors serve to ensure a correct mating of connectors. A proper mating is guaranteed also by the use of color coded keys for 3.3V and 5V operation. Color coded keys prevent accidental installation of a 5V module into a 3.3V slot. CompactPCI backplane connectors' keying depends always on the signaling (VIO) level. On universal backplanes supporting both sinalling levels, VIO level is selected by a jumper on the backplane.
CPC506 is a universal module with 3.3V or 5V signalling voltage level.
Coding key colors are described below:
Table 2-2: CompactPCI Connector Coding Colors
Voltage Level
3.3 V
5 V
Universal module (5V and 3.3V)
Key Color
Cadmium Yellow
Brilliant Blue
None
CompactPCI connector pinouts appear on the following pages.
CPC506
22
J2
1
25
J1
Note:
Pinrows
F
and are
Z
GND pins
1
F
E D C B A
Z
C P C 5 0 6 U s e r M a n u a l
41
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description
2.3.1.2
CompactPCI Connectors J1 and J2 Pinouts
CPC506 is equipped with two 2
´2 mm pitch female CompactPCI bus connectors – J1 (J10) and J2 (J11).
Pin
8
7
6
12
11
10
9
3
2
5
4
1
15
14
13
20
19
18
17
16
25
24
23
22
21
Table 2-3:
Z A
GND 5V
GND AD[1]
GND 3.3V
GND AD[7]
GND 3.3V
GND AD[12]
GND 3.3V
GND SERR#
GND 3.3V
GND DEVSEL#
GND 3.3V
GND
GND Key Area
GND
GND AD[18]
GND AD[21]
GND C/BE[3]#
GND AD[26]
GND AD[30]
GND REQ0#
GND BRSVP1A5
GND IPMB_PWR
GND INTA#
GND TCK
GND 5V
CompactPCI Bus Connector J1 (J10) System Slot Pinout
B
REQ64#
5V
AD[4]
GND
AD[9]
GND
AD[15]
GND
IPMB_SCL
GND
FRAME#
C
ENUM#
LNG_VIO
AD[3]
LNG_3.3V
AD[8]
VIO
AD[14]
3.3V
IPMB_SDA
VIO
IRDY#
AD[17]
GND
SHRT_GND
GND
AD[29]
GND
BRSVP1B5
HEALTHY#
INTB#
5V
-12V
AD[16]
3.3V
AD[23]
VIO
AD[28]
LNG_3.3V
RST#
LNG_VIO
INTC#
TMS
TRST#
D
3.3V
AD[0]
LNG_5V
AD[6]
M66EN
AD[11]
LNG_GND
PAR
LNG_GND
STOP#
SHRT_GND
LNG_GND
AD[20]
LNG_GND
AD[25]
LNG_GND
CLK0
LNG_GND
INTP
LNG_5V
TDO
+12V
E
5V
ACK64#
AD[2]
AD[5]
C/BE[0]#
AD[10]
AD[13]
C/BE[1]#
PERR#
LOCK#
TRDY#
C/BE[2]#
AD[19]
AD[22]
AD[24]
AD[27]
AD[31]
GNT0#
INTS
INTD#
TDI
5V
F
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
CPC506
C P C 5 0 6 U s e r M a n u a l
42
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
Table 2-4:
Pin
12
11
10
15
14
13
19
18
17
16
22
21
20
4
3
2
7
6
9
8
5
1
Z
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
32-bit CompactPCI Bus Connector J2 (J11) System Slot Pinout
A
GA4
CLK6
CLK5
GND
2_ETH_D+
2_ETH_D-
4_PE_CLK-
4_PE_CLK+
3_PE_CLK-
3_PE_CLK+
4_PE_Rx00+
4_PE_Rx00-
3_PE_Rx00+
3_PE_Rx00-
2_PE_Rx00+
2_PE_Rx00-
1_PE_Rx00+
1_PE_Rx00-
VIO
CLK4
CLK2
CLK1
B
GA3
GND
GND
GND
2_ETH_C+
2_ETH_C-
2_PE_CLK+
2_PE_CLK-
1_PE_CLK+
1_PE_CLK-
1_PE_CLKE#
4_PE_Tx00+
4_PE_Tx00-
3_PE_Tx00+
3_PE_Tx00-
2_PE_Tx00+
2_PE_Tx00-
1_PE_Tx00+
1_PE_Tx00-
GND
CLK3
GND
C D
3_USB2+
3_USB2-
2_USB2+
2_USB2-
1_USB2+
1_USB2-
GNT3#
SYSEN#
REQ1#
GA2
2_ETH_B+
2_ETH_B-
2_ETH_A+
2_ETH_A-
PRST#
DEG#
GA1
1_ETH_D+
1_ETH_D-
1_ETH_C+
1_ETH_C-
REQ6#
GND
FAL# REQ5#
4_PE_CLKE# SATA_SCL
3_PE_CLKE# SATA_SDO
2_PE_CLKE# SATA_SDI
4_USB2+ 4_SATA_Tx+
4_USB24_SATA_Tx-
3_SATA_Tx+
3_SATA_Tx-
2_SATA_Tx+
2_SATA_Tx-
1_SATA_Tx+
1_SATA_Tx-
REQ4#
GNT2#
GNT1#
F
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
E
GA0
1_ETH_B+
1_ETH_B-
1_ETH_A+
1_ETH_A-
GNT6#
Reserved
GNT5#
Reserved
SATA_SL
4_SATA_Rx+
4_SATA_Rx-
3_SATA_Rx+
3_SATA_Rx-
2_SATA_Rx+
2_SATA_Rx-
1_SATA_Rx+
1_SATA_Rx-
Reserved
GNT4#
REQ3#
REQ2#
C P C 5 0 6 U s e r M a n u a l
43
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
2.3.2
Connectors for Mezzanine Modules
A number of interface expansion modules are used to enhance I/O capabilities of CPC506.
MIC584 mezzanine module is installed on the top side (to the right) of CPC506 processor module;
60-contact J7 high speed connector socket is used for connection of MIC584.
MIC588 mezzanine module is installed on the bottom side (to the left) of the CPC506 versions -03 and -04 and occupies the backplane connector next to CPC506; 80-contact J12 high-speed differencial type connector socket is used for connection. The pinout of J12 connector is not described in this document, since MIC588 and CPC506-03/-04 are supplied bodily.
Figure 2-2: J7 Expansion Connector for MIC584 Mezzanine Module
B1
Table 2-5:
А1 А30
Pinout of J7 Connector for MIC584 Mezzanine Module
Signal
+5V
+5V
USB_PN0
–
–
USB_PP0
GND
GND
–
–
GND
AZ_BITCLK
GND
AZ_SYNC
AZ_RST#
AZ_SDIN
AZ_SDOUT
+3.3V
KBRST#
A20GATE
+3.3V
PLT_RST#
GND
CLK_33MHz
GND
CLK_14MHz
GND
CLK_32kHz
GND
+5VA
Contact
A1
A2
A3
A12
A13
A14
A15
A16
A17
A18
A19
A20
A4
A5
A6
A7
A8
A9
A10
A11
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
Contact
B1
B2
B3
B12
B13
B14
B15
B16
B17
B18
B19
B20
B4
B5
B6
B7
B8
B9
B10
B11
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
Signal
+5V
+5V
USB_PN1
–
–
USB_PP1
GND
GND
–
–
GND
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
LPC_FRAME#
GND
SERIRQ
+3.3V
DRQ0#
+3.3V
SMB_CLK
SMB_DATA
GND
USB_OC#0
USB_OC#1
+3.3VA
INIT_3V3
BIOS_DIS#
+5VA
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
44
Detailed Description CPC506
2.3.3
Keyboard/Mouse Interface
A keyboard and a mouse can be connected to CPC506 using front panel USB sockets. Moreover,
PS/2 mouse and keyboard can be connected to a standard 6-contact MiniDIN connector on
MIC584 front panel. Mouse and keyboard can be connected simultaneously using Y-cable.
CPC506 includes 8042-compatible keyboard controller emulator realized on FPGA. This is necessary for correct operation of supported operating systems when CPC506 is used without
MIC584.
2.3.4
USB Interfaces
The CPC506 supports ушпре USB 2.0 ports. Two ports (USB1 and USB2) are available on
CPC506 front panel via two Type A connectors. Two ports (USB3 and USB4) are routed to J7 connector and are available at MIC584 mezzanine module. Four USB ports (USB5...USB8) are routed to J2 CompactPCI connector (PICMG 2.30) of CPC506.
Figure 2-3: USB1 (J2) и USB2 (J3) Sockets
1 2 3 4
All ports support high-speed, full-speed, and low-speed operation.
Hi-speed USB 2.0 supports data transfer rate of up to 480 Mb/s.
One USB device may be connected to each port. To connect more than eight USB devices use an external hub.
The USB power supply is protected by a self-resettable 500 mA fuse.
Table 2-6:
Pin Number
1
2
3
4
USB1 and USB2 Pinouts (CPC506 Front Panel)
Signal
VCC
UV0-
UV0+
GND
Function
VCC signal
Differential USB-
Differential USB+
GND signal
In/Out
–
–
–
–
C P C 5 0 6 U s e r M a n u a l
45
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
2.3.5
Graphics Controller
A highly integrated 2D/3D graphics accelerator is included in the 965GME chipset. The internal graphics controller provides interfaces to a standard analog monitor (SVGA connector on CPC506 front panel) or/and to digital displays. External video adapters with PCI Express x16 interface are supported.
Integrated 2D/3D Graphics features: n
2D accelerator n
Up to 384 MB video memory shared with system n
Support for RGB monitors with resolutions up to 2048
´1536, 32 bit at 75 Hz n
Dual DVI support (available via MIC588 DVI-D connectors), possibility to switch graphics output to rear panel n
Support for external video adapters with PCI-E x16 interface n
Support for DirectX 10.0, Open GL 2.0, Shader Model 4.0:
§
Core frequency up to 333 MHz;
§
Rendering frequency up to 500 MHz
2.3.5.1
DVM Technology
The 965GME chipset supports the Dynamic Video Memory Technology (DVMT). This technology provides use of all available memory in the most efficient way for maximum graphics performance.
DVMT dynamically responds to requests from applications allocating the required amount of video memory. The Intel® 965GME graphics driver is allowed to request up to 384 MB of system memory. When not needed by the graphics subsystem, the memory is freed up for other applications. Thus, memory usage is balanced for optimal graphics and system memory performance.
To support legacy VGA devices the internal video-controller needs at least 1 MB of system memory. Thus, the reported system memory size is always 1 MB less than available amount of physical memory.
2.3.5.2
Supported Resolutions
The integrated 400 MHz RAMDAC of the 965GME chipset allows direct connection of a progressive scan analog monitor with a resolution of up to 2048
´ 1536 at 75 Hz. The supported resolution depends on the color depth and on the vertical scanning frequency, as illustrated in the table below.
C P C 5 0 6 U s e r M a n u a l
46
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
Table 2-7:
Display Mode
640
´ 480
800
´ 600
1024
1920
2048
´ 768
1280
´ 1024
1600
´ 1200
´ 1440
´ 1536
Partial List of Supported Display Modes
60
´
´
´
´
´
´
´
8-bit Indexed
75
´
´
´
´
´
´
´
85
´
´
´
´
´
´
100
´
´
´
´
´
Color Resolution vs. Vertical Frequency
16- bit
60
´
´
´
´
´
´
´
75
´
´
´
´
´
´
´
85
´
´
´
´
´
´
100
´
´
´
´
´
60
´
´
´
´
´
´
´
2.3.5.3
Figure 2-4:
CRT Interface and Connector
SVGA (J1) Front Panel Connector
75
´
´
´
´
´
´
´
32- bit
85
´
´
´
´
´
´
100
´
´
´
´
´
1
6
11
The 15-pin female D-Sub connector (J1) on CPC506 front panel is used to connect a CRT monitor to the CPC506 module.
Its pinout is in the table below.
5
10
Table 2-8:
Pin Number
1
2
3
9
12
13
14
15
5, 6, 7, 8, 10
4, 11
15
Signal
Red
Green
Blue
VCC
DDCdata
Hsync
Vsync
DDCclk
GND
–
SVGA (J1) Front Panel Connector Pinout
Function
Red video signal output
Green video signal output
Blue video signal output
Power +5V DC 200 mA
I
2
C™ data
Horizontal sync.
Vertical sync.
I
2
C™ clock
Signal ground
Free (reserved)
In/Out
Out
Out
Out
Out
In/Out
TTL out
TTL out
Out
–
–
C P C 5 0 6 U s e r M a n u a l
47
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description CPC506
2.3.6
Serial Interfaces (RS232 and RS485)
Serial interfaces are available only on MIC584 interface expansion module. There are six serial ports available via MIC584 connectors: n
COM1 – RS232, 9-pin D-Sub front panel connector; n
COM2-COM4 – RS232, three IDC2-10 onboard connectors (XP11-XP13); n
COM5, COM6 – RS485, one IDC2-10 onboard connector (XP7).
All COM ports are fully compatible with the 16C550 controller and include a complete set of handshaking and modem control signals, maskable interrupt generation and data transfer of up to
460.8 Kb/s.
2.3.7
Parallel Port Interface
Standard parallel port (IEEE1284, SPP/ECP/EPP) is available only on MIC584 mezzanine module.
2.3.8
Gigabit Ethernet
The CPC506 board includes two 10Base-T/100Base-TX/1000Base-T Ethernet ports based on
Intel® 82574L Gigabit Ethernet PCI-E bus controllers. The Intel® 82574L Gigabit Ethernet controller architecture combines high performance and low power consumption. The controller's features include independent transmit and receive queues to limit PCI-E bus traffic, and a PCI-E interface providing efficient bus utilization by increased use of bursts.
Figure 2-5: Ethernet Connectors
Act Link
Two RJ45 Gigabit Ethernet connectors are located on CPC506 front panel (J4).
The interfaces provide auto-detection and switching between
10Base-T, 100Base-TX and 1000Base-T operation modes.
1 1
Each of the two Ethernet channels may be software switched to J11 (PICMG 2.30) to provide system flexibility.
Pin
4
5
6
7
8
1
2
3
Table 2-9: Gigabit Ethernet Connectors Pinouts
10Base-T
–
–
I
–
–
I/O
O
O
I
Signal
TX+
TX–
RX+
–
–
RX–
–
–
I/O
100Base-TX
Signal
–
–
I
–
–
O
O
I
TX+
TX–
RX+
–
–
RX–
–
–
MDI / Standard Ethernet Cable
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
1000Base-T
Signal
BI_DA+
BI_DA–
BI_DB+
BI_DC+
BI_DC–
BI_DB–
BI_DD+
BI_DD–
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
48
Detailed Description CPC506
Integrated Ethernet LEDs
Line (green): This LED indicates network connection. The LED lights up when the line is connected.
Act (green): This LED monitors network activity. The LED lights up when network packets are sent or received through the RJ45 port. When this LED is not lit, it means that the computer is not sending or receiving network data.
2.3.9
Figure 2-6:
Socket for Secure Digital Card
SD Card Socket
To enable usage of SD memory cards CPC506 has a Secure
Digital card socket (J9) on board.
SD interface is connected to an internal USB 2.0 port via SMSC
USB2241 controller. SD cards with maximum capacity of 16 GB are supported.
Two LED indicators L1 and L2 are located on the CPC506 front panel.
Table 2-10:
Name
L1
L2
L1 and L2 Front Panel Indicators
Purpose
Activity indicator
CPC506 boot process monitoring
System state indication
Color Function
Yellow
Red
Green, fast blinking (8 Hz)
SD memory card activity
SATA or Flash drive activity
The module is powered. The system is activated
Green, slowly blinking (1 Hz) POST (Power-On Self Test) in process
Green, steady light OS is being loaded
Red, steady light
Red, fast blinking (8 Hz)
Activation error
(wrong slot, incomplete insertion of the module, power supply failure)
Clear CMOS mode activated, pending
Programmable switch release
Orange, steady light S5 (soft off) mode.
The active mode is enabled by momentary pressing on Programmable switch.
Orange, slowly blinking
(0.5 Hz)
S3 (Suspend-To-RAM) mode.
The active mode is enabled by momentary pressing on Programmable switch.
Programmed by user
After initialization and OS loading, L2 indicator can be used as programmable LED. L2 modes programming is described below.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
49
Detailed Description CPC506
2.3.10.1 L2 Indicator Configuration and Control Registers
Table 2-11:
Index
30h
L2 Indicator Configuration and Control Registers
I/O Port Address
-
Type
R/W
Hard Reset
00h
-
60h
61h
Base+0
-
-
R/W
R/W
R/W
01h
Configuration Register
Activate. Bit[0] to «1» – LED module is active.
LED data register [3:0].
The rest bits are nonsignificant; are read as «0».
Base[15:8] - I/O port base address bits[15:8]
Base[7:0] - I/O port base address bits[7:0]
To work with L2 indicator it is necessary to set the base address for the device (LDN=5) and activate it as it is done for the watchdog timer or FRAM module. L2 indicator is controlled via LED register. Subsequent operation is performed in I/O area in relation to the specified base address.
2.3.10.2 LED Register Initialization
To initialize the register follow the following procedure:
· Enter configuration mode:
· Write to LDN register a logic device number (LED register has logical number 5):
· Set base address for the device in I/O area (for example, 31dh):
C P C 5 0 6 U s e r M a n u a l
50
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Detailed Description
· Activate the device:
· To exit configuration mode:
CPC506
2.3.10.3 LED Register Bits
Table 2-12:
Bit7 Bit6
LED Control Register Bits
Bit5 Bit4
Reserve bits are read as "0".
Bit3
Red LED
Bit1
Bit2
Red LED
Bit0
Bit1
Green LED
Bit1
Bit0
Green LED
Bit0
L2 LED indicator consists of two independent red and green LEDs. Thus, it can glow green, red or orange (red and green are both on). Each LED is independently controlled via the LED register bits. Operation mode for each LED is set by values in two bits as shown in the table below.
Table 2-13:
Bit1
0
0
1
1
L2 LED Operation Modes
Bit0
0
1
0
1
Operation Mode
LED is off
Fast blinking (8 Hz)
Slow blinking (1 Hz)
Steady light
C P C 5 0 6 U s e r M a n u a l
51
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Installation CPC506
3 Installation
The CPC506 is easy to install. However, it is necessary to follow the procedures and safety regulations below to install the module correctly without damage to the hardware, or harm to personnel.
The installation of the peripheral drivers is described in the accompanying information files. For details on installation of an operating system, please refer to the relevant software documentation.
3.1
Safety Regulations
The following safety regulations must be observed when installing or operating the CPC506.
Fastwel assumes no responsibility for any damage resulting from infringement of these rules.
Warning!
When handling or operating the module, special attention should be paid to the heatsink, because it can get very hot during operation.
Do not touch the heatsink when installing or removing the module.
Moreover, the module should not be placed on any surface or in any kind of package until the module and its heatsink have cooled down to ambient temperature.
Caution!
If your module does not allow hotswapping, switch off the system power before installing the module in a free slot. Disregarding this requirement could be harmful for your life or health and can damage the module or entire system.
ESD Sensitive Equipment!
This product comprises electrostatically sensitive components.
Please follow the ESD safety instructions to ensure module's operability and reliability: n
Use grounding equipment, if working at an anti-static workbench. Otherwise, discharge yourself and the tools in use before touching the sensitive equipment.
n
Try to avoid touching contacts, leads and components.
Extra caution should be taken in cold and dry weather.
C P C 5 0 6 U s e r M a n u a l
52
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Installation
3.2
Installation Procedure
CPC506
To install CPC506 in a system, follow the instructions below.
1. Keep to the safety regulations of the Section 3.1 when performing the following operations.
Warning!
Failure to accomplish the following instruction may damage the module or result in incorrect system operation.
2. Ensure that the module configuration corresponds to the application requirements before installing. For information regarding the configuration of the CPC506, refer to
.
For the installation of CPC506 specific peripheral devices and I/O devices refer to the appropriate sections in
. For details on installation of expansion modules, refer to respective sections of this document.
3. If the module is intended for operation with a mezzanine module, install the mezzanine module following corresponding instructions.
4. To install the CPC506:
1. Make sure that no power is connected to the system.
2. Avoiding contact with other modules of the system, carefully insert the module into the chosen slot until it contacts the backplane connectors. Do not apply force pushing the module into the backplane connectors.
3. Using the front panel ejector handle (handles), engage the module with the backplane. The module is completely engaged, when the ejector handle is locked.
For versions -03 and -04 ensure simultaneous locking of both handles.
4. Fix the module with the front panel retaining screws.
5. Connect the required external interfacing cables to the module's connectors and make sure that the module and all connected cables are properly fixed.
The CPC506 is now ready for operation. Please, refer to appropriate software, application, and system manuals to get further instructions.
3.3
Removal Procedure
To remove the module from the system case do the following:
1. When performing the next actions, keep to safety regulations of the
Pay special attention to the temperature of the heatsink!
2. Ensure that the system power is switched off before proceeding.
3. Disconnect all cables that may be connected to the module.
4. Unscrew the front panel retaining screws.
5. Unlock the module ejection handle(s) by pressing the integrated button(s), and then press on the handle(s) until the module connectors are disconnected from the backplane.
6. Carefully pull the module out of the slot. Do not touch the heatsink, since it can get very hot during operation.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
53
Installation CPC506
7. Dispose of the module at your discretion. The module should not be placed on any surface or in any form of package until the board and the heatsink have cooled down to room temperature.
3.4
Peripheral Devices Installation
A lot of peripheral devices can be connected to the CPC506. Their installation procedures differ significantly. Therefore the following sections provide mainly general guidelines regarding installation of peripheral devices.
3.4.1
USB Devices Installation
The CPC506 can accept Plug&Play connection of USB 2.0 computer peripheral devices (printers, keyboards, mice, etc.) All USB devices may be connected or disconnected while the host power is on.
3.4.2
Secure Digital Cards Installation
SD socket of CPC506 (J9) supports SD cards with operating voltage of 3.3 V.
Note:
SD cards may be connected or disconnected while the system power is on.
Carefully slide in the correctly oriented card and gently press to engage the contacts completely.
Please remember that the heatsink may be hot after operation.
Note:
It is recommended to use SD cards, which has been initialized and formatted in this module.
3.4.3
Battery Replacement
The lithium battery must be replaced with Panasonic BR2032 or a battery with similar characteristics.
The expected life of a 190 mAh battery in case of operation for 8 hours a day at 30
°C is about
5 years. However, this typical value may vary because battery life depends on the operating temperature and the shutdown time of the system in which the battery is installed.
Note...
It is recommended to replace the battery after approximately 4 years to be sure it is operational.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
54
Installation
Important:
Replacing the battery, make sure the polarity is correct ("+" up).
Dispose of used batteries according to the local regulations.
3.5
Installation of MIC584 Mezzanine Expansion Module
Figure 3-1: Fixing of MIC584 on CPC506
CPC506
A B
D J7 C
To install MIC584 mezzanine expansion module on CPC506 do the following:
1. Unscrew the
В and С screws fixing the heatsink.
2. Install standoffs into A, B, C, and D openings.
3. Install MIC584 module engaging its XS6 connector with J7 connector of CPC506 and fix with screws at positions A, B, C, and D.
The details on connection of external devices to MIC584 module can be found in
of this manual.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
55
Configuration CPC506
4 Configuration
4.1
PCI Express Operation Modes
According to PICMG 2.30, PCI Express operation modes (one х4 link or four х1) are selected automatically at the backplane.
4.2
Clear CMOS
If the system is not booted (for example, due to incorrect BIOS settings), it is possible to clear
BIOS Setup parameters stored in CMOS memory using Programmable switch. To clear CMOS memory, follow the procedure below:
1. Switch off.
2. Press the button «Programmable switch» on the ejector handle and slightly open the ejector handle but do not move the module out of its slot.
3. Switch on.
4. Wait until L2 red LED starts blinking fast and move the ejector handle back to the locked position by lifting it until the click.
5. Start BIOS Setup utility (F2) to configure the system.
C P C 5 0 6 U s e r M a n u a l
56
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Phoenix® BIOS Setup CPC506
5 Phoenix® BIOS Setup
The Phoenix® BIOS in your SBC is an adapted version of a standard BIOS for IBM PC
AT-compatible personal computers equipped with Intel®x86 and compatible processors. The BIOS provides low-level support for the central processing, memory, and I/O system units.
With the help of BIOS Setup program, you can modify the BIOS configuration parameters and control the special features of your module. The Setup program is started by pressing the F2 key and offers a convenient menu interface to modify basic system configuration settings and switching between the subsystems operation modes. These settings are stored in a dedicated batterybacked memory, CMOS RAM, that keeps the information when the power is switched off. For increased security, the CMOS data and some of the service parameters are stored also in a nonvolatile serial EEPROM memory. This allows to restore the critical data in emergency cases after battery failure.
5.1
Boot Details
5.1.1
Booting without a Monitor, Keyboard or Mouse
To boot without a monitor, keyboard or mouse set the item "POST Errors" to "Disabled" at the page "Main" in PhoenixBIOS Setup program. This setting is a default one.
Note!
If the module was booted without a connected monitor, the display will be empty, even if a monitor is connected later during operation.
To get the correct display output it is necessary to reboot the module with a connected monitor. This is a Intel VideoBIOS particularity.
5.1.2
Booting from USB
To boot from a device connected to USB: n
Connect the device to boot from to a USB port. The appropriate USB controller should be enabled; n
Enter the PhoenixBIOS Setup program; n
Find this USB device at the "Boot" page and use «+» «–» buttons to move it in order to change its boot priority; n
Save changes and reboot the module.
To get the on-line help about the details of BIOS Setup program operation, please apply to the screen tips and the integrated help system.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
57
Thermal and Power Issues CPC506
6 Thermal and Power Issues
6.1
Temperature Control
Intensive operation of Intel Core 2 Duo processor in harsh environment requires a special technology to keep the processor’s die temperature within allowed limits. The following sections provide system integrators with the information, which will help to meet thermal requirements when developing systems based on CPC506.
6.1.1
Passive Regulation
The thermal management concept of CPC506 module includes several separate but correlated functions. Their main purpose is to protect the processor from overheating and reduce its power consumption. Dedicated thermal control subsystem allows the processor to operate within safe temperature range without the need for special software or interrupt handling.
1.
Catastrophic Shutdown Detector technology allows to automatically switch the processor off when the processor die temperature reaches approximately 125
°C due to, for example, the cooling system failure. The catastrophic shutdown detector is based on an internal thermal diode used to detect internal core processor temperature. This function is always active to protect the processor in any case. Processor execution is halted until the next reset cycle. Once this function is activated, the system does not return to the normal operation mode automatically, it is necessary to reset the BIOS settings and to cold restart the system.
2. The Intel® Core 2 Duo processor supports the Enhanced Intel SpeedStep® technology.
It allows to dynamically switch the processor core voltage and frequency without resetting the system, when the processor core temperature reaches 100
°C. For example, the Core
2 Duo L7500 processor operating at 1.6 GHz and 1.2 V can be switched down to
800 MHz and 0.95 V, thus reducing the processor power dissipation.
4.
External thermal monitor (LM87) gathers information about the processor and board surface temperatures from two sensors. One additional thermal monitor is used to watch the memory modules temperature. This information may then be requested by a program to undertake the appropriate actions.
Recommendations
Generally, there is no need to enable the Thermal Management functions if the module is operated in a optimally designed environment with sufficient air flow. However, to guarantee a stable system in unsteady industrial environment, both the internal and the external thermal monitors should be enabled. These two monitors protect the processor and the whole system against overheating.
Note:
Thermal Management functions should be disabled when performing
Benchmarks and performance tests, otherwise the results will be incorrect due to the power reduction processes influence.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
58
Thermal and Power Issues CPC506
6.1.2
Active Regulation
To provide controlled active heat dissipation CPC506 is equipped with specially designed heatsinks. Together with a system chassis with adjustable forced air flow capability this provides a basis for reliable and steady operation. Forced air flow of sufficient volume is vital for high performance processors operating in high temperature environments.
When developing applications using the CPC506, the system integrator must take into account the overall system thermal requirements. System chassis must satisfy these requirements. When performing thermal calculations for certain application, the developer must consider the contribution of peripherals to be used with the CPC506 to the total heat emission. These devices must also be capable to operate at the temperatures within the system operating range, especially those, which are attached directly to the CPC506 processor module.
Warning!!!
Since Fastwel does not assume responsibility for any damage to the
CPC506 module or other system parts resulting from overheating of the central processor, it is important to ensure that the CPC506 operational environment parameters conform to the thermal requirements described in this Manual.
6.2
System Power
The Intel Core 2 Duo processor family require special characteristics of the power supply unit and the backplane.
The CPC506 module itself has been designed to provide best possible power supply for each system unit. However, in order to guarantee reliable and faultless operation the following requirements must be taken into account. Absolute maximum input voltages presented in the table below must not be exceeded to guarantee that the CPC506 is not damaged. The ranges for the different input power voltages, within which the module is functional, are also presented.
Table 6-1:
Power Voltage, V
+3.3
+5
DC Input Voltage Ranges and Limits
Maximum Permitted Value, V Recommended Range, V
+3.6
+5.5
4.75 to 5.25
Power supplies to be used with the CPC506 should comply with these requirements.
Only backplanes which have two power layers for each of the +3.3V and the +5V supply voltage are recommended for CPC506. Input power connections to the backplane itself should provide minimum power loss. Avoid using long input lines, low carrying capacity cables, high resistance connections.
To select the appropriate system power supply, it is necessary to consider the CPC506 own power consumption (about 35 watts), the consumption of the remaining system components, possible variations of power consumption during operation (e.g. due to temperature changes) and some reserve. Taking all this into account, it is recommended to use a 150 watt power supply. If possible, power supplies with voltage sensing should be used. This may require an appropriate backplane.
Consumption currents for CPC506 are: +3.3 V – 2 A, +5 V – 6 A.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
59
MIC584 Mezzanine Expansion Module CPC506
7 MIC584 Mezzanine Expansion Module
7.1
Introduction
MIC584 mezzanine expansion module is designed for installation on Fastwel's CPC506
CompactPCI 3U processor module. This mezzanine I/O module expands functionality and I/O capability of the CPC506. MIC584 module is installed on the top side of the CPC506 processor module and connected via the J7 connector.
7.1.1
MIC584 Versions
At the present time the module is supplied in two versions: MIC584-01 and MIC584-02 (no SATA connectors). MIC584-02 version is specifically intended for operation with CPC506. Both versions are available in two variants differing in operating temperature range, as shown in the table below:
Table 7-1:
Variants
MIC58401/02-I
MIC58401/02-C
MIC584 Versions Differences
Operating Temperature Range,
°С
Protective coating can be applied as an option (\COATED).
7.1.2
MIC584 Delivery Checklist
The MIC584 supplied set includes:
1. MIC584 module
3. Two jumpers for
ХР3, ХР4
4. MIC584 and HD mounting kit
5. Antistatic bag for MIC584
Note:
Keep all the original packaging material (antistatic bag and consumer package) for future storage or warranty shipments.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
60
MIC584 Mezzanine Expansion Module CPC506
7.2
MIC584 Appearance and Layout
The figures in this section are supposed to help you to locate and identify the module's components and connectors. Our constant efforts in improving our products may result in minor differences between the real module and its depictions.
7.2.1
Figure 7-1:
MIC584 Appearance
MIC584-02 Appearance
The appearance of your product may slightly differ from the shown above.
C P C 5 0 6 U s e r M a n u a l
61
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC584 Mezzanine Expansion Module
7.2.2
Figure 7-2:
MIC584 Components Layout
MIC584-02 Components Layout and Dimensions (Top)
MIC584
CPC506
The module's components layout may slightly differ for various versions of the module.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
62
MIC584 Mezzanine Expansion Module
Figure 7-3: MIC584 Components Layout (Bottom)
CPC506
The module's components layout may slightly differ for various versions of the module.
C P C 5 0 6 U s e r M a n u a l
63
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC584 Mezzanine Expansion Module
Figure 7-4: MIC584 Front Panel
CPC506
The module's components layout may slightly differ for various versions of the module.
C P C 5 0 6 U s e r M a n u a l
64
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC584 Mezzanine Expansion Module
7.3
Specifications
The following apply to MIC584-02 version of the module: n
Audio controller: High Definition Audio compatible codec
§
Line input: U
IN
=1 V (RMS); XP5 3-pin onboard connector;
§
Line output: output resistance Z=10 K; XP6 3-pin onboard connector;
§
Microphone input: U
IN
=1 V (RMS) at 0 db amplification;
U
IN
=0.1 V (RMS) at 20 db amplification; front panel connector
§
Headphones output: output resistance Z=65 ohm; front panel connector n
Two USB ports:
§
Conform to USB 2.0 specification;
§
Front panel connectors;
§
Routed from CPC506 via XS6 connector.
n
Parallel port (IEEE 1284) (SMSC SCH3116 Super I/O):
§
Standard mode: Bi-directional SPP;
§
Enhanced mode: EPP v.1.7 and v.1.9;
§
High-speed mode: ECP, IEEE 1284;
§
Onboard connector (IDC2-26).
n
PS/2 interface (SMSC SCH3116 Super I/O):
§
Standard 6-contact Mini-DIN front panel connector;
§
Y-cable included in supplied set for connection of PS/2 keyboard and mouse.
n
Six serial ports (6×16C550 UART) (SMSC SCH3116 Super I/O):
§
COM1 – non-isolated RS-232 port, D-Sub9M front panel connector;
§
COM2, COM3, COM4 – non-isolated RS-232 ports; IDC2-10 onboard connectors;
§
COM5, COM6 – non-isolated RS-485 ports; IDC2-10 onboard connector; n
Additional features:
§
The PCB is reduced to provide better cooling of CPC506 module n
Does not require forced air cooling
n
MTBF: not less than 700000 hours n
Dimensions:
§
Reduced 3U cPCI: 88.3 mm × 100 mm (without front panel), 4HP.
n
Power:
§
+3.3 V
±5%, 1 A
§
+5 V
±5%, 2 A
§
Powered from CPC506 n
Mechanical stability:
§
Vibration (10-500 Hz): 5g
§
Single shock: 100g
§
Multiple shock: 50g
CPC506
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
65
MIC584 Mezzanine Expansion Module
7.4
Figure 7-5:
MIC584 Block Diagram
MIC584-02 Block Diagram
Super I/O
Mezzanine Connector
2xUSB, LPC, HD-Link Interfaces
HD-Link
Codec
AD1986
Audio
Line Out
Audio
Line In
COM2
RS232
COM3
RS232
COM4
RS232
COM5
RS485
COM6
RS485
LPT
CPC506
C P C 5 0 6 U s e r M a n u a l
66
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC584 Mezzanine Expansion Module
7.5
MIC584 Interfaces
7.5.1
MIC584 Interfaces List
7.5.1.1 Front Panel (4HP) Interfaces
The following interfaces are available at the MIC584 front panel: n
COM1 (RS232) interface, 9-pin D-Sub connector n
Two USB 2.0 4-contact sockets (USB3 and USB4), type
А n
Two user programmable LEDs: L3 and L4 n
PS/2 interface, 6-contact MiniDIN connector for mouse and/or keyboard n
Audio Interface: Phone – output to headphones; Mic – input from microphone
CPC506
The following interfaces are available via the on-board connectors: n
Parallel interface (LPT) connector (26-pin, 2-row, 2.54 mm pitch) n
COM2-COM4 (RS232) interfaces: IDC connectors
(10-pin, 2-row, 2.54 mm, XP11-XP13) n
COM5-COM6 (RS485) interfaces: IDC connector
(10-pin, 2-row, 2.54 mm, XP7) n
Serial ATA interface: two 7-contact standard connectors (MIC584-01 version only) n
Audio interface: Line In (3-pin XP5) and Line Out (3-pin XP6)
C P C 5 0 6 U s e r M a n u a l
67
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC584 Mezzanine Expansion Module CPC506
7.5.2
MIC584 Interfaces Detailed Description
7.5.2.1
Serial Interfaces
Serial ports are realized in SMSC SCH3116 Super I/O chip.
Figure 7-6: COM1 Front Panel Connector
5
9
COM1 is a non-isolated RS-232 serial port. It is routed to 9-pin
D-Sub connector at MIC584 front panel. Its pinout is presented in the table below.
1
6
Table 7-2:
Pin #
1
2
3
4
5
COM1 Serial Port Pinout
Signal
DCD
RXD
TXD
DTR
GND
Pin #
6
7
8
9
Signal
DSR
RTS
CTS
RIN
Figure 7-7: COM2-COM6 Serial Ports IDC2-10 Connector
2
1
10
9
COM2-COM6 non-isolated serial ports are routed to 2-row 10-pin
(IDC2-10) onboard connectors XP11-XP13. Their pinout is presented in the table below.
Table 7-3:
Pin #
3
4
1
2
5
RS-232 COM2-COM4 (XP11-XP13) Pinout
Signal
DCD
DSR
RXD
RTS
TXD
Pin #
8
9
6
7
10
Signal
CTS
DTR
RIN
GND
NC
COM5 and COM6 non-isolated RS-485 serial ports are routed to XP7 IDC2-10 onboard connector; its pinout is presented in the table below.
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
68
MIC584 Mezzanine Expansion Module CPC506
Table 7-4:
Pin #
1
2
3
4
5
6
7-10
RS-485 COM5 and COM6 (XP7) Pinout
Signal
P1_DATA
P1_DATA#
GND
GND
P2_DATA
P2_DATA#
Not used
СОМ5
СОМ6
If the port is at the end of the line, connection of 120 ohm terminating resistor is required.
It is done by closing pins of XP3 (COM5) and XP4 (COM6) 2-pin contacts.
7.5.2.2
Figure 7-8:
USB Interfaces
USB3 and USB4 Connectors
1 2 3 4
MIC584 has two USB Type A front panel connectors for connection of USB 2.0 devices. USB interfaces are routed from
CPC506 and provide 480 Kb/s transfer rate. One device can be connected to each port. For connection of more than two devices to MIC584 module use external USB hub.
Table 7-5:
Pin #
1
2
3
4
USB3 and USB4 Connectors Pinout
Signal
VCC
UV0-
UV0+
GND
Function
VCC signal
Differential USB-
Differential USB+
GND signal
In/Out
–
In/Out
In/Out
–
Note:
For each USB port maximum current is 0.5 A. All signal lines are EMI filtered.
C P C 5 0 6 U s e r M a n u a l
69
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC584 Mezzanine Expansion Module
7.5.2.3
Figure 7-9:
PS/2 Keyboard/Mouse Interface
PS/2 Connector
5
3
1
2
6
4
PS/2 interface is realized in SMSC SCH3116 Super I/O chip.
Standard 6-pin PS/2 MiniDIN connector is located on the front panel of MIC584. PS/2 keyboard and mouse can be connected simultaneously using Y-cable supplied with MIC584 module.
CPC506
Table 7-6:
Pin #
4
5
6
1
2
3
PS/2 Connector Pinout
Signal
KDATA
MDATA
GND
VCC
KCLK
MCLK
Function
Keyboard data
Mouse data
GND signal
VCC signal
Keyboard clock
Mouse clock
In/Out
In/Out
In/Out
–
–
Out
Out
Note:
Keyboard/mouse power supply unit is protected by a 500 mA fuse.
All signal lines are EMI filtered.
7.5.2.4
Audio Interface
Two standard audio connectors are located on MIC584 front panel; they are used for connection of headphones (Phone) and a microphone (Mic).
Figure 7-10: LINE_IN (XP5) and LINE_OUT (XP6) Connectors
1
MIC584 also has two 3-pin onboard connectors: LINE_IN (XP5) and LINE_OUT (XP6). Their pinouts are presented in the tables below.
Table 7-7:
Pin #
1
2
3
"LINE_IN" (XP5) Connector Pinout
Signal
LEFT
GND
RIGHT
Function
Left channel Input
Ground
Right channel Input
In/Out
In
–
In
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
70
MIC584 Mezzanine Expansion Module
Table 7-8:
Pin #
1
2
3
"LINE_OUT" (XP6) Connector Pinout
Signal
LEFT
GND
RIGHT
Function
Left channel output
Ground
Right channel output
In/Out
Out
–
Out
CPC506
2
1
7.5.2.5
L3 and L4 LEDs
There are two programmable LED indicators (L3 and L4) on the front panel of MIC584.
7.5.2.6
LPT Interface
Parallel port interface of MIC584 is realized in SMSC SCH3116 Super I/O chip and is routed to
2-row 26-pin onboard LPT connector (XP2). For connection of a standard parallel cable an adaptor is needed.
Figure 7-11: LPT Connector (
ХР2)
26
25
LPT contacts numbering; the pinout is in the table below.
Table 7-9:
Pin #
11
12
13
7
8
9
10
4
5
6
1
2
3
LPT Connector Pinout
Signal
STROBE
AUTOFD
PD0
ERROR
PD1
INIT
PD2
SLCTIN
PD3
GND
PD4
GND
PD5
In/Out
In/Out
Out
In/Out
–
In/Out
–
In/Out
Out
Out
In/Out
In
In/Out
Out
Pin #
24
25
26
20
21
22
23
17
18
19
14
15
16
Signal
GND
BUSY
GND
PE
GND
SLCT
GND
GND
PD6
GND
PD7
GND
ACK
In/Out
–
In
–
–
In
–
In
–
In/Out
–
In/Out
–
In
C P C 5 0 6 U s e r M a n u a l
71
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC588 2×DVI Card CPC506
8 MIC588 2×DVI Card
8.1
Introduction
MIC588 is a mezzanine 3U cPCI interface card equipped with two DVI-D connectors. It is part of
Fastwel's CPC506 CompactPCI 3U processor module (versions CPC506-03 and -04 only) and is installed on the bottom side. Video output can be directed either to the front panel or to
CompactPCI connectors to be available via RIO588 rear I/O module. The output is switched with the help of BIOS Setup utility on CPC506. Front panel output is indicated by the ACT LED.
MIC588 is powered via CompactPCI backplane.
MIC588 is supplied only as a part of CPC506-03/-04 versions and normally is not supplied separately.
8.2
Specifications
n
SDVO-DVI transmitters:
§
MIC588 includes two SDVO-DVI transmitters;
§
Transmission rate: 165 megapixels/s;
§
Resolution: up to UXGA (1600×1200) (single-channel DVI-D).
n
Two DVI-D ports:
§
Front panel connectors;
§
Software switchable output to front panel or rear I/O.
n
Other:
§
The module is connected to CPC506 processor module via Samtec high-speed differential connector;
§
Front panel output mode indicator.
n
Does not require forced air cooling
n
Dimensions
:
§
3U cPCI:
181.3 мм x 100
mm, 4HP.
n
Power:
§
+3.3 V
±5%, 200 mA
§
+5 V
±5%, 380 mA n
Shock/Vibration stability:
§
Vibration: 5g
§
Single shock: 100g
§
Multiple shock: 50g
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
72
MIC588 2×DVI Card
8.3
Figure 8-1:
MIC588 Block Diagram
MIC588 Block Diagram
DIR
LED
DVI/DDC
Switch
CH7307 DVI
Transmitter
+2.5V
Voltage
Regulator
DVI/DDC
Switch
+5V +3.3V
CH7307 DVI
Transmitter
CPC504 Mezzanine Connector (2x SDVO Channels)
CPC506
C P C 5 0 6 U s e r M a n u a l
73
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC588 2×DVI Card
8.4
MIC588 Layout
Figure 8-2: MIC588 Layout (Side Facing CPC506)
XS1
The layout of your product may slightly differ from the shown above.
XS2
XS5
CPC506
C P C 5 0 6 U s e r M a n u a l
74
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
MIC588 2×DVI Card
8.5
DVI-D Connectors
Two digital monitors can be connected to MIC588 front panel connectors; the pinout is shown below.
Table 8-1:
Pin #
11
12
13
14
7
8
9
10
15
5
6
3
4
1
2
DVI-D Connector Pinout
Signal
DATA2-
DATA2+
DTA2/ SHIELD
NC
NC
DDC_CLK
DDC_DAT
NC
DATA1 -
DATA1+
DTA1_SHIELD
NC
NC
+5V_PWR
GND
Pin #
26
27
28
29
22
23
24
25
16
17
18
19
20
21
Signal
HP_DETECT
DATA0 -
DATA0+
DTA0_SHIELD
NC
NC
CLK_SHIELD
CLOCK+
CLOCK -
NC
NC
NC
NC
AGND
CPC506
¨ ¨ ¨
C P C 5 0 6 U s e r M a n u a l
75
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Supplementary Information CPC506
9 Supplementary Information
9.1
Related Standards and Specifications
The Fastwel’s CompactPCI modules comply with the requirements of the following standards:
Table 9-1: Related Standards
Type Standard
CE: Emission
CE: Immission
EN50081-1
EN61000-6-2
CE: Electrical safety EN60950-2002
Mechanical dimensions IEEE 1101.10
Vibration (sinusoidal) IEC60068-2-6-82; Fc
Permanent shock
Single shock
IEC60068-2-29-87; Eb
IEC60068-2-27-87; Ea
Test Parameters
–
–
–
–
5 g / 10-500 Hz / 10
(acceleration / frequency range / test cycles per axis)
50 g / 11 ms / 1000
±10 / 1 s
(peak acceleration / shock duration half sine / number of shocks / recovery time)
100 g / 9 ms / 18 / 3 s
(peak acceleration / shock duration / number of shocks / recovery time in seconds)
Important...
Some versions of the module may have the test results differing from the ones presented in the above table. For more information please contact
Fastwel’s official representatives.
Information related to this product and its components can be found in the following specifications:
Table 9-2: Related Specifications
Product
CompactPCI Systems and Boards
CompactPCI PlusIO
Specification
CompactPCI Specification 2.0, Rev. 3.0
PICMG 2.30
C P C 5 0 6 U s e r M a n u a l
76
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
Useful Abbreviations, Acronyms and Short-cuts CPC506
10 Useful Abbreviations, Acronyms and Short-cuts
Abbreviation
BMC
PM
IPMI
IPMB
I
2
C™
KCS interface
BT interface
DDR SDRAM
SODIMM
ECC
FWH
GMCH
DAC
USB
LPC
SMB
UART
UHCI
EHCI
UTP
CRT-display
PMC
CMC
LVDS
RTC
BIOS
PC
PICMG
AHA
Meaning
Baseboard Management Controller
Peripheral Management Controller
Intelligent Platform Management Interface
Intelligent Platform Management Bus
Inter Integrated Circuit
Two-thread serial protocol, used in SMB and IPMI
Keyboard Controller Style interface
Interface for communication between control software and BMC, similar to a keyboard controller interface
Block Transfer interface
Block transfer interface for communication between control software and BMC
Double Data Rate Synchronous Dynamic Random Access Memory
Small Outline Dual In-Line Memory Module
Error Correction Code
Data error correction technology used in memory modules
Firmware Hub
Nonvolatile memory chip, part of Intel chipset, used for main and reserve BIOS copies in CPC506
Graphics and Memory Controller Hub
Digital-Analog Converter
Universal Serial Bus
Low Pin Count
External devices communication interface
System Management Bus
Universal Asynchronous Receiver-Transmitter
Universal Host Controller Interface
USB Host Controller Interface
Enhanced Host Controller Interface (Universal Serial Bus specification)
Unshielded Twisted Pair
Cathode Ray Tube Display
PCI (Peripheral Component Interconnect) Mezzanine Card
Common Mezzanine Card
Low Voltage Differential Signal
Digital monitors communication specification
Real Time Clock
Basic Input-Output System
Personal Computer
PCI Industrial Computer Manufacturers Group
Accelerated Hub Architecture
GMCH and ICH communication bus specification
C P C 5 0 6 U s e r M a n u a l © 2 0 1 1 F a s t w e l V e r . 0 0 1 E
77
FDD
EIDE
DMA
PIO
Rear I/O Board
PWM output
ESD
ACPI
POST cPCI
EOS
MDI
Abbreviation
AGP
AGTL
SMBus
EEPROM
NAND Flash
SSD
PLCC
RAMDAC
DAC
DVMT
TTL
ECP/EPP
Useful Abbreviations, Acronyms and Short-cuts
Meaning
Accelerated Graphics Port
Advanced Gunning Transceiver Logic
PSB (Processor Side Bus) signal exchange specification
System Management Bus
Electrically Erasable Programmable Read-Only Memory
Not And (electronic logic gate)
Flash memory specification
Solid State Disk
Plastic Leaded Chip Carrier
Random Access Memory Digital-to-Analog Converter
Digital-to-Analog Converter
Dynamic Video Memory Technology
Transistor-Transistor Logic
Extended Capabilities Port / Enhanced Parallel Port
Parallel port specifications
Floppy Disk Drive
Enhanced Integrated Drive Electronics
Mass storage devices interface
Direct Memory Access
Programmed Input/Output
EIDE: Directly processor controlled data exchange
Rear Input-Output Board
Auxiliary interface board, which is connected to the cPCI backplane rear connectors
Pulse-W idth Modulation
Cooling fan control technique
Electrostatically Sensitive Device
Electrostatic Discharge
Advanced Configuration and Power Interface
Power On Self Test
CompactPCI
Industrial automation systems standard
Electrical Overstress
Media Dependent Interface
Interface with connection type automatical detection
CPC506
C P C 5 0 6 U s e r M a n u a l
78
© 2 0 1 1 F a s t w e l V e r . 0 0 1 E
advertisement
* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Related manuals
advertisement
Table of contents
- 3 Table of Contents
- 5 List of Tables
- 6 List of Figures
- 7 Notation Conventions
- 8 General Safety Precautions
- 9 Unpacking, Inspection and Handling
- 10 Three Year Warranty
- 11 Introduction
- 11 Overview
- 13 CPC506 Versions
- 14 CPC506 Diagrams
- 15 Block Diagram
- 16 Module Appearance
- 18 Module Layout
- 20 Module Dimensions
- 22 Front Panel
- 24 Technical Characteristics
- 24 Processor, Memory and Chipset
- 25 Interfaces
- 27 Control and Monitoring
- 28 General
- 28 Software
- 29 Delivery Checklist
- 29 System Expansion Modules
- 31 Detailed Description
- 31 Processor, Memory and Chipset
- 31 Processor
- 31 System Memory
- 32 Intel® Chipset
- 32 Internal Peripherals
- 32 Timers
- 33 Watchdog Timer
- 39 Battery
- 39 Local SMBus Devices
- 40 Flash Memory
- 40 NAND Flash
- 40 Secure Digital Socket
- 40 FRAM Emergency Storage for User Data
- 43 Module Interfaces
- 43 CompactPCI Bus Connectors
- 43 CompactPCI Connector Color Coding
- 44 CompactPCI Connectors J1 and J2 Pinouts
- 46 Connectors for Mezzanine Modules
- 47 Keyboard/Mouse Interface
- 47 USB Interfaces
- 48 Graphics Controller
- 48 DVM Technology
- 48 Supported Resolutions
- 49 CRT Interface and Connector
- 50 Serial Interfaces (RS232 and RS485)
- 50 Parallel Port Interface
- 50 Gigabit Ethernet
- 51 Socket for Secure Digital Card
- 51 LED Indicators
- 52 L2 Indicator Configuration and Control Registers
- 52 LED Register Initialization
- 53 LED Register Bits
- 54 Installation
- 54 Safety Regulations
- 55 Installation Procedure
- 55 Removal Procedure
- 56 Peripheral Devices Installation
- 56 USB Devices Installation
- 56 Secure Digital Cards Installation
- 56 Battery Replacement
- 57 Installation of MIC584 Mezzanine Expansion Module
- 58 Configuration
- 58 PCI Express Operation Modes
- 58 Clear CMOS
- 59 Phoenix® BIOS Setup
- 59 Boot Details
- 59 Booting without a Monitor, Keyboard or Mouse
- 59 Booting from USB
- 60 Thermal and Power Issues
- 60 Temperature Control
- 60 Passive Regulation
- 61 Active Regulation
- 61 System Power
- 62 MIC584 Mezzanine Expansion Module
- 62 Introduction
- 62 MIC584 Versions
- 62 MIC584 Delivery Checklist
- 63 MIC584 Appearance and Layout
- 63 MIC584 Appearance
- 64 MIC584 Components Layout
- 67 Specifications
- 68 MIC584 Block Diagram
- 69 MIC584 Interfaces
- 69 MIC584 Interfaces List
- 69 Front Panel (4HP) Interfaces
- 69 Internal Interfaces
- 70 MIC584 Interfaces Detailed Description
- 70 Serial Interfaces
- 71 USB Interfaces
- 72 PS/2 Keyboard/Mouse Interface
- 72 Audio Interface
- 73 L3 and L4 LEDs
- 73 LPT Interface
- 74 MIC588 2×DVI Card
- 74 Introduction
- 74 Specifications
- 75 MIC588 Block Diagram
- 76 MIC588 Layout
- 77 DVI-D Connectors