PSDB_SRAM Trace Delay

PSDB_SRAM™
SRAM Daughter Board
Data Book
January 2008
GiDEL products and their generated products are
not designed, intended, authorized, or warranted to
be suitable for use in life-support applications,
devices or systems or other critical applications
© 1998 - 2008 by GiDEL Ltd. All rights reserved.
GiDEL,
PROCStar
II™,
PROCSpark
II™,
PSDB_SRAM™, PROCWizard™, PROCMultiPort™
and other product names are trademarks of GiDEL
Ltd., which may be registered in some jurisdictions.
This information is believed to be accurate and reliable,
but GiDEL Ltd. assumes no responsibility for any
errors that may appear in this document. GiDEL
reserves the right to make changes in the product
specifications without prior notice.
Windows NT, Windows XP, Windows 2000, Stratix II,
EP2S60, DDRII and others brand and product names
are trademarks or registered trademarks of their
respective holders.
USA
1600 Wyatt Drive Suite 1
Santa Clara,
CA 95054, USA
Worldwide
2 Ha'ilan Street, P.O. Box 281
Or Akiva,
Israel 30600
Tel: 1 - 408 - 969 - 0389
Fax: 1 - 866 - 615 - 6810
Tel: +972 - 4610 - 2500
Fax:+972 - 4610 - 2501
sales_usa@GiDEL.com
sales_eu@GiDEL.com
Web:
www.GiDEL.com
info@GiDEL.com
Contents
Introduction _____________________________________________________________________________ 6
PSDB_SRAM Key Features _________________________________________________________________ 7
PSDB_SRAM Locations____________________________________________________________________ 8
PSDB_SRAM Signals ______________________________________________________________________ 9
PSDB_SRAM Connectivity ________________________________________________________________ 10
PSDB_SRAM Trace Delay _________________________________________________________________ 11
PSDB_SRAM Mechanical Specifications _____________________________________________________ 12
PSDB_SRAM Power Consumption__________________________________________________________ 13
Revision History _________________________________________________________________________ 14
Figures
Figure 1: PSDB_SRAM locations on PROCStar II…….…...….. 8
Figure 2: PSDB Left Connector and SRAM Schematics……...10
Figure 3 : PSDB_SRAM mechanical dimensions (top view)....12
Tables
Table 1 : PSDB_SRAM I/Os .....................................................9
Table 2: Pin Trace Delay........................................................11
Table 3 : PSDB_SRAM Power Consumption .......................13
5
Introduction
GiDEL PROCStar II™ and PROCSpark II™ are high performance reconfigurable boards.
In addition to the on-board FPGA devices that may perform complex calculations and run
the algorithms, various devices may be added to the PROC boards to increase calculation
performance. Connectors located on the component side of the PROC boards enable
mounting of upto 4 Gidel daughterboards. These daughterboards, designated PSDB, may
be used for system adaptation and to add logic.
GiDEL PSDB_SRAM™ is a daughterboard designed to provide high-speed and low-latency
NoBL SRAM for data storage. This daughterboard is extremely useful when user's design
requires very fast and extensive random accesses to memory, as in case of real-time image
processing.
There are two types of PSDBs: PSDB1 and PSDB2.
ƒ PSDB1 (PSDB of type 1) are mainly intended to enable interfacing with the PROC
motherboards.
ƒ PSDB2 (PSDB of type 2) may be used to provide several functions:
9 Adding unique features, such as DSPs, to the motherboard.
9 Adding massive and fast connections to the FPGAs.
9 Providing additional memory storages to the PROC boards.
GiDEL PSDB_SRAM is a type 2 daughterboard(PSDB2). All PSDB2s use two connectors
to mount onto the PROC motherboard. These connectors are located on the component
side of the motherboard to the left and to the right of each FPGA device.
.
PSDB_SRAM Key Features
PSDB_SRAM provides SRAM memory extension to the PROC boards. It is designed to
support unlimited true back-to-back Read/Write operations with no wait states. The onboard SRAM device is equipped with the advanced (NoBL) logic required to enable
Read/Write operations on consecutive clock cycles. This feature dramatically improves the
throughput of data in systems that require frequent Write/Read transitions. In addition, the
on-board SRAM chip has an on-chip burst counter that enables the user to supply a single
address and conduct up to four Reads/Writes without reasserting the address inputs.
PSDB_SRAM provides the following features:
9 200 MHz SRAM speed.
9 512Kx36 SRAM bits.
9 NoBL architecture.
9 Linear / Interleaved burst access ability
9 Automatic detection by hardware / software
7
PSDB_SRAM Locations
PROCStar II and PROCSpark II motherboards have a number of connectors that allow
different installation options for PSDB_SRAM daughterboards. The following figure shows
installation options for PSDB_SRAM when using a PROCStar II motherboard.
J7
IC1
IC2
IC3
IC4
(Print side)
(Print side)
(Print side)
(Print side)
J8
PSDB_SRAM
J9
J10
J10 J11
J12
J12 J13
J13
J14
PSDB_SRAM PSDB_SRAM PSDB_SRAM
Figure 1: PSDB_SRAM locations on PROCStar II
Since PSDB_SRAM is a type 2 daughter board (PSDB2), it uses two connectors, located to
the left and right of the FPGA, to connect to the PROC motherboard. Placing PSDB_SRAM,
for example, on J7 and J8 of a PROCStar II motherboard (location1) connects that
daughterboard to IC1 (see Figure 1).
When a PROCStar II motherboard is used, PSDB_SRAM daughterboards can be installed
on any of the four available locations, provided there is an FPGA installed on that location.
On a PROCStarII 60-2 motherboard, for example, one can install PSDB_SRAM on
locations 1 and 2 only.
Notes
1. The FPGA devices and connectors are located on opposite sides of GiDEL PROC boards. Therefore
connecting a daughter board will not limit the FPGAs' cooling.
2. It is possible to connect several daughterboards of different types to a PROC motherboard.
PSDB_SRAM Signals
The GiDEL PROCWizard™ can generate a top-level design for each FPGA located on a PROCStar II
board. For FPGAs that are connected to PSDB_SRAM, PROCWizard automatically generates the signals,
which connect the top-level to the daughterboard. In addition, it generates board constrains needed to
connect these signals to the daughterboard physically. The following table describes the generated signals
and their functions.
Symbol
Function
Direction
sram_a
SRAM address bus
Output
sram_dqa
SRAM data bus A
In/Out
sram_dqb
SRAM data bus B
In/Out
sram_dqc
SRAM data bus C
In/Out
sram_dqd
SRAM data bus D
In/Out
sram_ce
SRAM chip enable bus
Output
sram_dqpa
SRAM data bus A parity bit
In/Out
sram_dqpb
SRAM data bus B parity bit
In/Out
sram_dqpc
SRAM data bus C parity bit
In/Out
sram_dqpd
SRAM data bus D parity bit
In/Out
sram_bwa
SRAM data bus A write select
Output
sram_bwb
SRAM data bus B write select
Output
sram_bwc
SRAM data bus C write select
Output
sram_bwd
SRAM data bus D write select
Output
sram_adv
SRAM advance
Output
sram_we
SRAM write enable
Output
sram_cen
SRAM clock enable
Output
sram_oe
SRAM output enable
Output
sram_zz
SRAM sleep
Output
sram_mode
SRAM mode
Output
sram_clk
SRAM clock
Output
Table 1 : PSDB_SRAM I/Os
For more information on automatic generation using GiDEL PROCWizard, please refer to GiDEL
PROCWizard User's Manual, chapter 5.
.
9
PSDB_SRAM Connectivity
The following simplified schematic diagrams provide information on connectivity between the SRAM Chip
and the left PSDB connector.
PSDB
SRAM
Left
Connector
Figure 2: PSDB Left Connector and SRAM Schematics
PSDB_SRAM Trace Delay
The following table lists the pin names, as show in Figure 2, and their respective trace delay.
Pin
name
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
DQA0
DQA1
DQA2
DQA3
DQA4
DQA5
DQA6
DQA7
DQPA
BWA
DQB0
DQB1
DQB2
DQB3
DQB4
Trace delay
(ps)
78.6
84.2
58.1
75.9
54.4
58.3
64.3
65.7
63.6
66.5
83.1
86.9
84.1
81.2
89.6
47.7
72.5
55.4
53.5
63.5
52.4
51.5
57.4
49.2
61.2
52
46.3
54.5
57.3
47.4
85.9
57.9
50.7
59.4
46
47.7
Pin
name
DQB5
DQB6
DQB7
DQPB
BWB
DQC0
DQC1
DQC2
DQC3
DQC4
DQC5
DQC6
DQC7
DQPC
BWC
DQD0
DQD1
DQD2
DQD3
DQD4
DQD5
DQD6
DQD7
DQPD
BWD
MODE
OE
WE
ZZ
ADV
CE1
CE2
CE3
CEN
CLK
Table 2: Pin Trace Delay
11
Trace delay
(ps)
55.3
44.8
54.9
56.8
83.5
45.8
46.9
55.6
55.1
43.9
61.7
43.9
54.3
56.4
66.6
48.2
54.7
50.6
57.4
64.5
52.5
62.2
53.5
61.4
64.7
67.6
85.4
74.2
55
74.2
72.1
55
49.1
73.7
73.1
PSDB_SRAM Mechanical
Specifications
Figure 3 : PSDB_SRAM mechanical dimensions (top view).
PSDB_SRAM Power
Consumption
The following table describes the PSDB_SRAM power consumption.
Idd (3.3V)
Min
Typical
Max
110 mA
350 mA
500 mA
Table 3 : PSDB_SRAM Power Consumption
13
Revision History
Date
Description
February 2008
SRAM speed update
January 2008
Addition of Pin Trace Delay Table
December 2007
Addition of PSDB Connectivity
Schematics
February 2005
Initial Document
Distributed by:
MaxxVision GmbH
Sigmaringer Str. 121
70567 Stuttgart
Tel.: +49 711 997 996 3
Fax: +49 711 997 996 50
www.maxxvision.com
info@maxxvision.com
Download PDF