XMC1200 AA Errata Sheet

XMC1200 AA Errata Sheet
Errata Sheet
Rel. 1.9, 2015-06
Device
XMC1200
Marking/Step
EES-AA, ES-AA, AA
Package
PG-TSSOP-16/28/38, PG-VQFN-24/40
Overview
This “Errata Sheet” describes product deviations with respect to the user
documentation listed below.
Table 1
Current User Documentation
Document
Version Date
XMC1200 Reference Manual
V1.1
Apr 2014
XMC1200 Data Sheet
V1.4
May 2014
Make sure that you always use the latest documentation for this device listed in
category “Documents” at http://www.infineon.com/xmc1000.
Notes
1. The errata described in this sheet apply to all temperature and frequency
versions and to all memory size and configuration variants of affected
devices, unless explicitly noted otherwise.
2. Devices marked with EES or ES are engineering samples which may not be
completely tested in all functional and electrical characteristics, therefore
they must be used for evaluation only. The specific test conditions for EES
and ES are documented in a separate “Status Sheet”.
XMC1200, EES-AA, ES-AA, AA
1/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Conventions used in this Document
Each erratum is identified by Module_Marker.TypeNumber:
•
•
•
•
Module: Subsystem, peripheral, or function affected by the erratum.
Marker: Used only by Infineon internal.
Type: type of deviation
– (none): Functional Deviation
– P: Parametric Deviation
– H: Application Hint
– D: Documentation Update
Number: Ascending sequential number. As this sequence is used over
several derivatives, including already solved deviations, gaps inside this
enumeration can occur.
XMC1200, EES-AA, ES-AA, AA
2/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
History List / Change Summary
1
History List / Change Summary
Table 2
History List
Version Date
1.9
Remark
2015-06 Renamed and updated CCU4_AI.002 to CCU_AI.006 in
Table 4
Table 3
Errata fixed in this step
Errata
Short Description
Change
- none Functional Deviations
ACMP_CM.001
Operating range of the Analog
Comparator Reference Divider
function
X
X
10
ADC_AI.003
Additonal bit to enable ADC
function
X X X
10
ADC_AI.004
ADC Calibration Weakness
X X X
10
ADC_AI.008
Wait-for-Read condition for
register GLOBRES not detected
in continuous auto-scan
sequence
X X X
12
ADC_AI.010
ADC Operating Range
X X X
13
XMC1202
Short Description
XMC1201
Functional
Deviation
XMC1200
Table 4
Chg Pg
ADC_AI.013
Sigma-Delta Loop
X X X
13
ADC_AI.014
Wrong Result of Conversion in
Cancel-Inject-Repeat Mode
X X X
13
ADC_AI.015
Sporadic Result Errors when
Operated in Low Voltage Range
X X X
14
XMC1200, EES-AA, ES-AA, AA
3/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
History List / Change Summary
Functional Deviations (cont’d)
ADC_AI.016
No Channel Interrupt in Fast
Compare Mode with GLOBRES
X X X
14
BCCU_CM.001
Channel output not switched to
passive level when channel is
disabled
X
X
14
BCCU_CM.002
No interrupt generated when
software trap is triggered via
EVFSR.TPS
X
X
15
BCCU_CM.003
Channel shadow transfer bit is
cleared on wrong clock
X
X
15
BCCU_CM.004
Dimming engine shadow transfer X
bit is cleared on wrong clock
X
16
BCCU_CM.005
Disallowed ONCMP-OFFCMP
combinations
X
X
16
BCCU_CM.006
X
No packer trigger for stable
signal if channel is configured for
falling edge trigger
X
16
BCCU_CM.007
Shadow process with dithering
may not reach target level if
follows a bypass shadow
process
X
X
17
BCCU_CM.008
Linear walk starts with a delay
after an aborted linear walk
X
X
17
BCCU_CM.009
Dimming level not immediately
changed for first dimming
operation
X
X
17
XMC1200, EES-AA, ES-AA, AA
4/42
Subject to Agreement on the Use of Product Information
XMC1202
Short Description
XMC1201
Functional
Deviation
XMC1200
Table 4
Chg Pg
Rel. 1.9, 2015-06
Errata Sheet
History List / Change Summary
Table 4
Functional Deviations (cont’d)
X
Shadow process with dithering
may not reach target level if
dimming level is previously set to
1-127
X
18
BCCU_CM.011
Trigger mode 1 cannot be used
with trigger delay
X
X
18
CCU_AI.005
CCU4 and CCU8 External IP clock X X X
Usage
19
CCU_AI.006
Value update not usable in period X X X Upd 20
dither mode
ated
CPU_CM.002
Watchpoint PC functions can
report false execution
X X X
21
CPU_CM.003
Prefetch faulting instructions can X X X
erroneously trigger breakpoints
22
Firmware_CM.001 User routine _NvmProgVerify
stalls the system bus for two to
three maximum 10 µs periods
X X X
23
Firmware_CM.002 Calculate Target Level for
Temperature Comparison User
Routine returns zero for valid
temperature input parameter
X X X
23
XMC1202
BCCU_CM.010
XMC1201
Short Description
XMC1200
Functional
Deviation
Chg Pg
LEDTS_AI.002
CMP_TSx bit field not selected by X X
PADT when PADTSW = 1
24
LEDTS_AI.003
Unpredictable oscillation
behavior when CMP_TSx bit
fields have different values
X X
24
LEDTS_AI.004
Interrupt not issued correctly
when time frame validation is
enabled
X X
25
XMC1200, EES-AA, ES-AA, AA
5/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
History List / Change Summary
Table 4
Functional Deviations (cont’d)
NVM Write access to trigger NVM X X X
erase operation must NOT be
executed from NVM
25
NVM_CM.002
Completion of NVM verify-only
operations do not trigger NVM
interrupt
X X X
25
PORTS_CM.004
Outputs of CCU4, BCCU and
ACMP cannot be used to
effectively control the pull
devices on Pin
X X X
26
SCU_CM.010
Handling of Master Reset via bit
RSTCON.MRSTEN
X X X
26
SCU_CM.011
Incomplete Initialisation after a
System Reset
X X X
27
SCU_CM.012
Calibrating DCO based on
Temperature Sensor
X X X
27
SCU_CM.013
Brownout reset triggered by
External Brownout Detector
(BDE)
X X X
27
SCU_CM.014
Temperature Sensor User
Routines in ROM
X X X
28
SCU_CM.016
Usage of Offset Formulae for
DCO Calibration based on
Temperature
X X X
28
SCU_CM.018
Accuracy of Temperature Sensor X X X
out of specification
29
SCU_CM.020
DCO nominal frequencies and
accuracy based on Temperature
Sensor calibration
X X X
30
XMC1200, EES-AA, ES-AA, AA
6/42
Subject to Agreement on the Use of Product Information
XMC1202
NVM_CM.001
XMC1201
Short Description
XMC1200
Functional
Deviation
Chg Pg
Rel. 1.9, 2015-06
Errata Sheet
History List / Change Summary
Functional Deviations (cont’d)
USIC_AI.014
No serial transfer possible while
running capture mode timer
X X X
30
USIC_AI.017
Clock phase of data shift in SSC
slave cannot be changed
X X X
30
USIC_AI.018
Clearing PSR.MSLS bit
immediately deasserts the
SELOx output signal
X X X
31
X X X
DC Switching Level (VODC) of Out
of Range Comparator
XMC1202
ADC_AI.P002
XMC1201
AC/DC Deviation Short Description
Chg Pg
32
Application Hints
ADC_AI.H006
Ratio of Module Clock to
Converter Clock
X X X
33
ADC_AI.H007
Ratio of Sample Time tS to SHS X X X
Clock fSH
33
ADC_AI.H009
ADC Operation with internal
X X X
reference, lower supply voltage
range
35
XMC1200, EES-AA, ES-AA, AA
7/42
Subject to Agreement on the Use of Product Information
XMC1202
Short Description
XMC1201
Hint
XMC1200
Table 6
Chg Pg
Deviations from Electrical- and Timing Specification
XMC1200
Table 5
XMC1202
Short Description
XMC1201
Functional
Deviation
XMC1200
Table 4
Chg Pg
Rel. 1.9, 2015-06
Errata Sheet
History List / Change Summary
Table 6
Application Hints (cont’d)
Additional dimming clocks after X
dimming curve switch
X
35
BCCU_CM.H002
BCCU clocks may not freeze in X
Suspend Mode
X
35
BCCU_CM.H003
Dimming engine output not
cleared upon disabling of
dimming engine
X
X
35
BCCU_CM.H004
Packer threshold
(CHCONFIGy.PKTH) accepted
values
X
X
35
BCCU_CM.H005
Enable a dimming engine for
global dimming
X
X
36
Firmware_CM.H001 Switching to high baudrates in
enhanced ASC BSL
X X X
36
Firmware_CM.H002 Ensuring correct selection of
RxD Pin in ASC Bootstrap
Loader
X X X
38
NVM_CM.H001
Adding a wait loop to standalone verification sequences
X X X
39
SCU_CM.H001
Temperature Sensor
Functionality
X X X
39
USIC_AI.H004
I2C slave transmitter recovery
from deadlock situation
X X X
40
XMC1200, EES-AA, ES-AA, AA
8/42
Subject to Agreement on the Use of Product Information
XMC1202
BCCU_CM.H001
XMC1201
Short Description
XMC1200
Hint
Chg Pg
Rel. 1.9, 2015-06
Errata Sheet
History List / Change Summary
Short Description
ACMP_CM.D001
Incorrect description of ACMP X
reference divider function
XMC1200
Hint
XMC1202
Documentation Updates
XMC1201
Table 7
Chg Pg
X
41
X X X
41
Firmware_CM.D002 Incorrect specification of value X X X
of Status Indicators returned
by NVM routines
41
Firmware_CM.D001 Incorrect specification of
length of Chip Variant
Identification Number
XMC1200, EES-AA, ES-AA, AA
9/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
2
Functional Deviations
The errata in this section describe deviations from the documented functional
behavior.
ACMP_CM.001 Operating range of the Analog Comparator Reference Divider function
The Analog Comparator Reference Divider function is not available when VDDP
is below 3 V. To use this function, VDDP must be between 3 V to 5.5 V.
Workaround
None
ADC_AI.003 Additonal bit to enable ADC function
The analog section of ADC is not fully functioning when it is enabled by bit
GxARBCFG (x = 0 - 1).ANONS and bit SHSCFG.ANOFF.
Workaround
To enable the analog section of the ADC, at least one of the out-of-range
comparators must be enabled in addition to the setup as mentioned above. This
is done by setting at least one of bits ENORCx (x = 0 - 7) in register ORCCTRL.
ADC_AI.004 ADC Calibration Weakness
The calibration mechanisms of the ADC show a problem with the offset
calibration.This leads to inaccurate result values and, therefore, requires
additional actions.
Workaround
Additional actions are recommended for ADC initialization and during
operation.
XMC1200, EES-AA, ES-AA, AA
10/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
During ADC initialization and before start of calibration, the following sequence
is required:
•
•
•
•
Enable Analog Converter to normal mode, GxARBCFG(x = 0 - 1).ANONS =
0x03
Wait until Converter has turned on, SHS0_SHSCFG.ANRDY = 1
Add approximately 15 µsec for the ADC power to stabilize
Configure the sample and conversion time
Next, trigger the startup calibration and gain calibration loop:
•
•
Startup Calibration
a) Initiate start up calibration, GLOBCFG.SUCAL = 1
b) Disable Post calibration, GLOBCFG.DPCAL0 = 1
c) Wait until start-up calibration is started, G0ARBCFG.CALS = 1
d) Clear offset calibration values1) while waiting for start-up calibration to
finish, G0ARBCFG.CAL = 0
e) Clear again the offset calibration values1) before exit.
Gain calibration workaround loop
a) Set CALMAX to maximum value, SHS0_CALCTR.CALMAX = 3FH
b) Setup group 0 channel for conversion.
c) Enable post calibration for group 1 and group 0, GLOBCFG.DPCAL1 =
GLOBCFG.DPCAL0 = 0
d) Clear offset calibration values.1)
e) Execute 9 x 2000 dummy conversions and clear offset calibration
values1) after each conversion.
f) Clear offset calibration values1) while waiting for the post calibration loop
to finish, SHS0_SHSCFG.STATE = 0
g) Reset the configuration used for dummy conversion.
After the end of the gain calibration workaround loop, configure the ADC for
user application.
During runtime:
•
Since a post calibration cycle is executed automatically after each
conversion cycle, it is sufficient to clear offset values1) after retrieving a
result value.
1) Offset calibration values are cleared by writing value 00008000H to register
addresses 480340E0H and 480340E4H.
XMC1200, EES-AA, ES-AA, AA
11/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
•
Calibration steps are automatically inserted when no conversions are
executed. To avoid miscalibration, ensure that the offset values are
cleared1) before a lapse of 1024 µs.
ADC_AI.008 Wait-for-Read condition for register GLOBRES not detected
in continuous auto-scan sequence
In the following scenario:
•
•
A continuous auto-scan is performed over several ADC groups and
channels by the Background Scan Source, using the global result register
(GLOBRES) as result target (GxCHCTRy.RESTBS=1B), and
The Wait-for-Read mode for GLOBRES is enabled (GLOBCR.WFR=1B),
each conversion of the auto-scan sequence has to wait for its start until the
result of the previous conversion has been read out of GLOBRES.
When the last channel of the auto-scan is converted and its result written to
GLOBRES, the auto-scan re-starts with the highest channel number of the
highest ADC group number. But the start of this channel does not wait until the
result of the lowest channel of the previous sequence has been read from
register GLOBRES, i.e. the result of the lowest channel may be lost.
Workaround
If either the last or the first channel in the auto-scan sequence does not write its
result into GLOBRES, but instead into its group result register (selected via bit
GxCHCTRy.RESTBS=0B), then the Wait-for-Read feature for GLOBRES works
correctly for all other channels of the auto-scan sequence.
For this purpose, the auto-scan sequence may be extended by a “dummy”
conversion of group x/ channel y, where the Wait-for-Read mode must not be
selected (GxRCRy.WFR=0B) if the result of this “dummy” conversion is not
read.
XMC1200, EES-AA, ES-AA, AA
12/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
ADC_AI.010 ADC Operating Range
ADC operation at 3.5 V to 5.5 V is covered by production test. Other range is
not yet covered by production test. Gain error may increase at 3.0 V to 3.5 V
and 1.8 V to 2.2 V.
Workaround
None.
ADC_AI.013 Sigma-Delta Loop
The sigma-delta loop does not operate as specified and, therefore, cannot be
used.
Workaround
None.
ADC_AI.014 Wrong Result of Conversion in Cancel-Inject-Repeat Mode
If a running conversion (A) is aborted by a higher prioritized (injected)
conversion (B) on the same group Gx in a time window close to end of sampling
of conversion A, the result of conversion B may be considerably wrong.
Workaround
The problematic time frame can be avoided by ensuring a sample time shorter
than an arbitration round.
Example:
For a sample time of 100 ns, the arbitration round length tARB should be
programmed to 4 * tADC (e.g. with DIVD = 0, ARBRND = 0, i.e.
tARB = 4 * (DIVD+1) * tADC, @ fADC = 32 MHz).
XMC1200, EES-AA, ES-AA, AA
13/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
ADC_AI.015 Sporadic Result Errors when Operated in Low Voltage Range
When the ADC is operated in low voltage range (SHSCFG.AREF = 11B, internal
reference), the result values may be sporadically inaccurate.
Workaround
Attenuate the noise created by these inaccurate results by averaging several
result values or using a filter. A median filter is suitable.
ADC_AI.016 No Channel Interrupt in Fast Compare Mode with GLOBRES
In fast compare mode, the compare value is taken from bitfield RESULT of the
selected result register and the result of the comparison is stored in the
respective bit FCR.
A channel event can be generated when the input becomes higher or lower than
the compare value.
In case the global result register GLOBRES is selected, the comparison is
executed correctly, the target bit is stored correctly, source events and result
events are generated, but a channel event is not generated.
Workaround
If channel events are required, choose a local result register GxRESy for the
operation of the fast compare channel.
BCCU_CM.001 Channel output not switched to passive level when channel is disabled
When an active channel is disabled by clearing CHEN.ECHy, the channel
output will not go to its passive level as determined by CHOCON.CHyOP.
Instead, the channel output will just stay at its last level.
Workaround
The channel intensity must be changed to 0 before disabling the channel.
XMC1200, EES-AA, ES-AA, AA
14/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
Pseudocode:
CHCONFIGy.LINPRES = 0;
INTSy.TCHINT = 0;
CHSTRCON.CHyS = 1;
while (!CHSTRCON.CHyS) CHSTRCON.CHyS = 1;
CHEN.ECHy = 0;
BCCU_CM.002 No interrupt generated when software trap is triggered via
EVFSR.TPS
Generating a software TRAP by setting EVFSR.TPS will set TPSF but not TPF.
The behaviour is different from a hardware trap because no interrupt will be
generated.
Workaround
EVFSR.TPS and EVFSR.TPFS must be set at the same time.
BCCU_CM.003 Channel shadow transfer bit is cleared on wrong clock
CHSTRCON.CHyS is cleared by hardware when the linear walk is complete
and the target has been reached. It can only be set again one BCCU_fclk period
later (determined by GLOBCLK.FCLK_PS). Write attempts before this period
time is up will be ignored.
Workaround
Repeat setting CHSTRCON.CHyS until success
Pseudocode:
while (!CHSTRCON.CHyS) CHSTRCON.CHyS = 1;
XMC1200, EES-AA, ES-AA, AA
15/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
BCCU_CM.004 Dimming engine shadow transfer bit is cleared on wrong
clock
DESTRCON.DEzS is cleared by hardware when the dimming process is
complete and the target has been reached. It can only be set again one
BCCU_dclk period later (determined by GLOBCLK.DCLK_PS). Write attempts
before this period time is up will be ignored.
Workaround
Repeat setting DESTRCON.DEzS until success
Pseudocode:
while (!DESTRCON.DEzS) DESTRCON.DEzS = 1;
BCCU_CM.005 Disallowed ONCMP-OFFCMP combinations
Certain ONCMP-OFFCMP combinations, including the default value, are not
allowed. The packer is not functional with these.ONCMP should have a value
above 5 or OFFCMP should have a value lesser than 249.
Workaround
Use values in the recommended range for ONCMP and OFFCMP.
BCCU_CM.006 No packer trigger for stable signal if channel is configured
for falling edge trigger
When the channel is configured for falling edge trigger, the packer issues a
trigger for ON->OFF state transitions. However, no triggers are issued for OFF>OFF and ON->ON state transitions (stable signals). This will cause the round
robin to get stuck for Trigger Mode 1 (GLOBCON.TM = 1B).
Workaround
Disable the packer (CHCONFIGy.PEN = 0B) and enable the forced trigger
(CHCONFIGy.ENFT = 1B) to achieve the same behavior.
XMC1200, EES-AA, ES-AA, AA
16/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
BCCU_CM.007 Shadow process with dithering may not reach target level
if follows a bypass shadow process
If the dimming level is previously set to level 1-127 via bypass shadow process
(DIMDIV = 0B) and is followed by a shadow process with dithering active, the
target level reached in the second process is not as desired.
Workaround
After the shadow process with dithering, check the dimming level and adjust
manually if necessary.
Pseudocode:
while(DESTRCON.DEzS==1);
if(DLz.DLEV!=target_level)
{
CHCONFIGy.DPB=1;
DLSz.TDLEV=target_level;
DESTRCON.DEzS=1;
}
BCCU_CM.008 Linear walk starts with a delay after an aborted linear walk
If a linear walk is previously aborted, the subsequent linear walk starts with a
delay. The maximum delay is one linear clock.
Workaround
None.
BCCU_CM.009 Dimming level not immediately changed for first dimming
operation
For the first dimming operation, the dimming level is not immediately
incremented or decremented upon a shadow bit (DES) assertion.
XMC1200, EES-AA, ES-AA, AA
17/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
Workaround
None.
BCCU_CM.010 Shadow process with dithering may not reach target level
if dimming level is previously set to 1-127
The target dimming level may not be reached if a shadow process with dithering
active is triggered after a shadow process (with or without dithering) which sets
the dimming level to between 1-127.
Workaround
After the shadow process with dithering, check the dimming level and adjust
manually if necessary.
Pseudocode:
while(DESTRCON.DEzS==1);
if(DLz.DLEV!=target_level)
{
CHCONFIGy.DPB=1;
DLSz.TDLEV=target_level;
DESTRCON.DEzS=1;
}
BCCU_CM.011 Trigger mode 1 cannot be used with trigger delay
If trigger mode 1 is selected (GLOBCON.TM = 1B) with a trigger delay
(GLOBCON.TRDEL = 01B or 10B), the trigger output is sometimes generated at
the incorrect trigger signal. Trigger mode 1 with no delay (GLOBCON.TRDEL =
00B or 11B) is still functional.
Workaround
None
XMC1200, EES-AA, ES-AA, AA
18/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
CCU_AI.005 CCU4 and CCU8 External IP clock Usage
Each CCU4/CCU8 module offers the possibility of selecting an external signal
to be used as the master clock for every timer inside the module Figure 1.
External signal in this context is understood as a signal connected to other
module/IP or connected to the device ports.
The user has the possibility after selecting what is the clock for the module
(external signal or the clock provided by the system), to also select if this clock
needs to be divided. The division ratios start from 1 (no frequency division) up
to 32768 (where the selected timer uses a frequency of the selected clock
divided by 32768).
This division is selected by the PSIV field inside of the CC4yPSC/CC8yPSC
register. Notice that each Timer Slice (CC4y/CC8y) have a specific PSIV field,
which means that each timer can operate in a different frequency.
Currently is only possible to use an external signal as Timer Clock when a
division ratio of 2 or higher is selected. When no division is selected (divided by
1), the external signal cannot be used.
The user must program the PSIV field of each Timer Slice with a value different
from 0000B - minimum division value is /2.
This is only applicable if the Module Clock provided by the system (the normal
default configuration and use case scenario) is not being used. In the case that
the normal clock configured and programmed at system level is being used,
there is not any type of constraints.
One should not also confuse the usage of an external signal as clock for the
module with the usage of an external signal for counting. These two features
are completely unrelated and there are not any dependencies between both.
XMC1200, EES-AA, ES-AA, AA
19/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
CCU4/CCU8
Module clock
from the system
Module External
Signals
/1
/2
Prescaler
CC40/CC80
...
...
Timer clock
CC4/80PSC.PSIV
/16384
/32768
CC41/CC81
...
Timer clock
CC4/81PSC.PSIV
CC42/CC82
...
Timer clock
CC4/82PSC.PSIV
CC43/CC83
...
Timer clock
CC4/83PSC.PSIV
Figure 1
Clock Selection Diagram for CCU4/CCU8
Workaround
None.
CCU_AI.006 Value update not usable in period dither mode
Each CCU4/CCU8 timer gives the possibility of enabling a dither function, that
can be applied to the duty cycle and/or period. The duty cycle dither is done to
increase the resolution of the PWM duty cycle over time. The period dither is
done to increase the resolution of the PWM switching frequency over time.
Each of the dither configurations is set via the DITHE field:
•
DITHE = 00B - dither disabled
XMC1200, EES-AA, ES-AA, AA
20/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
•
•
•
DITHE = 01B - dither applied to the duty-cycle (compare value)
DITHE = 10B - dither applied to the period (period value)
DITHE = 11B - dither applied to the duty-cycle and period (compare an
period value)
Whenever the dither function is applied to the period (DITHE = 10B or DITHE =
11B ) and an update of the period value is done via a shadow transfer, the timer
can enter a stuck-at condition (stuck at 0).
Implication
Period value update via shadow transfer cannot be used if dither function is
applied to the period (DITHE programmed to 10B or 11B ).
Workaround
None
CPU_CM.002 Watchpoint PC functions can report false execution
In the presence of interrupts including those generated by the SVC instruction,
it is possible for both the data watchpoint unit's PC match facility and PC
sample-register to operate as though the instruction immediately following the
interrupted or SVC instruction had been executed.
Conditions
Either:
1.
2.
3.
4.
5.
Halting debug is enabled via C_DEBUGEN = 1
Watchpoints are enabled via DWTENA = 1
A watchpoint is configured for PC sampling DWT_FUNCTION = 0x4
The same watchpoint is configured to match a `target instruction`
And either:
a) The `target instruction` is interrupted before execution, or
b) The `target instruction` is preceded by a taken SVC instruction
6. The DWT will unexpectedly match the `target instruction`
7. The processor will unexpectedly enter debug state once inside the
exception handler
XMC1200, EES-AA, ES-AA, AA
21/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
Or:
1. The debugger performs a read access to the DWT_PCSR
2. A `non-committed instruction` is preceded by a taken SVC instruction
3. The DWT_PCSR value unexpectedly matches the `non-committed
instruction`
Implications
If halting debug is enabled and PC match watchpoints are being used, then
spurious entry into halted debug state may occur under the listed conditions.
If the DWT_PCSR is being used for coarse grain profiling, then it is possible that
the results can include hits for the address of an instruction immediately after
an SVC instruction, even if said instruction is never executed.
Workaround
This errata does not impact normal execution of the processor.
A debug agent may choose to handle the infrequent false positive Debug state
entry and erroneous PCSR values as spurious events.
CPU_CM.003
breakpoints
Prefetch faulting instructions can erroneously trigger
External prefetch aborts on instruction fetches on which a BPU breakpoint has
been configured, will cause entry to Debug state. This is prohibited by revision
C of the ARMv6-M Architecture Reference Manual. Under this condition, the
breakpoint should be ignored, and the processor should instead service the
prefetch-abort by entering the HardFault handler.
Conditions
1. Halting debug is enabled via CDEBUG_EN == '1'
2. A BPU breakpoint is configured on an instruction in the first 0.5GB of
memory
3. The fetch for said instruction aborts via an AHB Error response
4. The processor will erroneously enter Debug state rather than entering
HardFault.
XMC1200, EES-AA, ES-AA, AA
22/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
Implications
If halting debug is enabled and a BPU breakpoint is placed on an instruction
with faults due to an external abort, then a non-compliant entry to Debug state
will occur.
Workaround
This errata does not impact normal execution of the processor.
A debug agent may choose to avoid placing BPU breakpoints on addresses that
generate AHB Error responses, or may simply handle the Debug state entry as
a spurious debug event.
Firmware_CM.001 User routine _NvmProgVerify stalls the system bus for
two to three maximum 10 µs periods
The user routine “Erase, Program and Verify Flash Page” (_NvmProgVerify) in
the Boot ROM stalls the system bus for two to three periods, the duration of
each period being maximum 10 µs. The bus stall is the result of accessing the
NVM while NVM is busy.
During these periods when the bus is stalled, any interrupts generated will be
delayed until the bus becomes available again. This is the case even for
interrupts that have their handlers located in the SRAM, since all memory
accesses have to go through the system bus.
Workaround
None.
Firmware_CM.002 Calculate Target Level for Temperature Comparison
User Routine returns zero for valid temperature input parameter
In Calculate Target Level for Temperature Comparison User Routine in
Firmware, the temperature sensor threshold value is expected to be returned
for a valid range of temperature input parameter of 233K to 388K. This user
function typically returns zero value for input parameter out of the valid range,
also for some input parameters within the valid range.
XMC1200, EES-AA, ES-AA, AA
23/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
Workaround
If user function returns zero for input parameter within the valid range, increase
or decrease the input parameter by 1 degree Kelvin in order to use this user
function.
LEDTS_AI.002 CMP_TSx bit field not selected by PADT when PADTSW =
1
When using software pad turn control (FNCTL.PADTSW = 1), the bit field
FNCTL.PADT is used to determine the active pad turn. The value of the
corresponding compare bit field (CMP_TSx) will determine the period of the
active pad turn. As an example, when FNCTL.PADT = 3, CMP_TS3 will be
used. It is observed that CMP_TS3 is not selected if FNCTL.NR_TSIN < 3.
Workaround
Enable all pads by setting FNCTL.NR_TSIN = 7, when using software pad turn
control (FNCTL.PADTSW = 1).
LEDTS_AI.003 Unpredictable oscillation behavior when CMP_TSx bit
fields have different values
When not using the common compare feature for touch-sensing
(FNCTL.TSCCMP = 0) and the compare bit fields (CMP_TSx) are programmed
with different values, the number of oscillation counts recorded
(TSVAL.TSCTRVALR) becomes unstable or jittery.
Workaround
Use common compare (FNCTL.TSCCMP = 1) or program the compare bit
fields (CMP_TSx) with the same value, based on the touch pad with the lowest
compare value.
XMC1200, EES-AA, ES-AA, AA
24/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
LEDTS_AI.004 Interrupt not issued correctly when time frame validation
is enabled
When the time frame validation feature is enabled (via GLOBCTL.FENVAL), the
time frame interrupt is not issued in some instances where it is expected.
Workaround
None.
NVM_CM.001 NVM Write access to trigger NVM erase operation must
NOT be executed from NVM
When the NVM write access to trigger an NVM erase operation is executed
from NVM, the erase operation is not always executed.
Implications
This issue only affects the NVM operation ERASE. The remaining NVM
operations WRITE and VERIFY are not affected.
Workaround
When implementing the Low-Level Programming Routines, the programmer
has to take care that the write access to the NVM that is triggering the ERASE
operation is not executed from NVM.
It is recommended to use always the NVM user routines provided in the ROM,
especially for NVM erase.
NVM_CM.002 Completion of NVM verify-only operations do not trigger
NVM interrupt
The completion of either one-shot or continuous verify-only operation
(NVMPROG.ACTION = D0H or E0H respectively) does not trigger the NVM
interrupt, contrary to specifications.
XMC1200, EES-AA, ES-AA, AA
25/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
Implications
The NVM interrupt cannot be used to detect for the end of verify-only
operations.
Workaround
To detect for the end of verify-only operations, poll the register bit
NVMSTATUS.BUSY to be 0 after the specific verify-only operation has started.
PORTS_CM.004 Outputs of CCU4, BCCU and ACMP cannot be used to effectively control the pull devices on Pin
The outputs of BCCU0.OUTx, CCU40.OUTx and ACMPx.OUT can be used to
control the internal pull devices via the direct hardware control in the PORTS
module.
The intended behaviour is:
•
•
When output is `1`, pull-up device is enable and pull-down device is disable
When output is `0`, pull-up device is disable and pull-down device is enable
The actual behaviour is:
•
•
When output is `1`, pull-up device is enable and pull-down device is enable
When output is `0`, pull-up device is disable and pull-down device is disable
Workaround
None
SCU_CM.010 Handling of Master Reset via bit RSTCON.MRSTEN
The reset initialisation sequence is incomplete when a Master Reset via bit
RSTCON.MRSTEN is triggered after a System Reset while some
RSTSTAT.RSTSTAT bit(s) indicating System reset - one or more out of bits
[9:2] - is still set.
XMC1200, EES-AA, ES-AA, AA
26/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
Workaround
Clear the reset status bits in RSTSTAT.RSTSTAT
RSTCLR.RSCLR to 1 before triggering the Master Reset.
by
setting
bit
SCU_CM.011 Incomplete Initialisation after a System Reset
The reset initialisation is incomplete when a System Reset is triggered on
devices with Firmware version : FFFFFFFFH. The Firmware version is stored in
Flash Configuration Sector 0 (CS0), address 10000FECH .
The issue is solved for devices with a different Firmware version than
FFFFFFFFH.
Workaround
When a System Reset happens, it is recommended to trigger the Master Reset
via bit RSTCON.MRSTEN after clearing the reset status bits in
RSTSTAT.RSTSTAT via bit RSTCLR.RSCLR.
SCU_CM.012 Calibrating DCO based on Temperature Sensor
The function of calibrating DCO based on temperature is not supported in EES
and ES samples.
Workaround
None.
SCU_CM.013 Brownout reset triggered by External Brownout Detector
(BDE)
Samples with the following marking and Firmware version does not support the
BDE brownout detection.
•
•
Package marking of GE247, GE248 or GE249
Firmware version : FFFFFFFFH (stored in CS0, address 10000FECH)
XMC1200, EES-AA, ES-AA, AA
27/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
The brownout reset may not be triggered when VDDP drops below the VDDP
brownout reset voltage.
Workaround
None.
SCU_CM.014 Temperature Sensor User Routines in ROM
The Temperature sensor user routines in ROM cannot be used.
Workaround
Library functions are available and the details of these functions can be found
in the Temperature Sensor device guide.
SCU_CM.016 Usage of Offset Formulae for DCO Calibration based on
Temperature
In the productive device, DCO1 can be calibrated based on the measured
temperature using the temperature sensor(TSE). The offset value for the
calibration can be obtained based on the formulae below. The 4 constants are
stored in the flash configuration page, where constant d and e may have the
values of 0.
(1)
(a – b)(c – d)
OFFSET [ steps ] = b + --------------------------------(e – d)
where :
OFFSET value is range from 0 to 8
c is the measured temperature [°C]
a is constant DCO_ADJLO_T2
XMC1200, EES-AA, ES-AA, AA
28/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
b is constant DCO_ADJLO_T1
d is constant ANA_TSE_T1
e is constant ANA_TSE_T2
Workaround
If constant d is 0, set d to 25 in the formulae above. If constant e is 0, set e to
115, respectively.
SCU_CM.018 Accuracy of Temperature Sensor out of specification
The temperature sensor accuracy parameter TTSAL, does not fall within the
defined limits for the corresponding test conditions in the Temperature Sensor
Characteristics table in XMC1000 family Data Sheet V1.4. The deviation of the
accuracy is specified in Table 8.
Note: The abovementioned deviation does not affect the functionality of the
DCO1 calibration based on temperature sensor.
Table 8
Temperature Sensor Characteristics
Parameter Parameter Values
Symbol
Sensor
Accuracy
TTSAL CC
Unit Test conditions
Min
Typ.
Max
-6
–
6
°C
-10
–
10
°C
−
+/-12
–
°C
−
+/-20
–
°C
TJ = 25°C,
TJ = 70°C,
TJ = 115°C
TJ = 0°C
TJ = -25°C
TJ = -40°C
Workaround
None.
XMC1200, EES-AA, ES-AA, AA
29/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
SCU_CM.020 DCO nominal frequencies and accuracy based on Temperature Sensor calibration
The accuracy of DCO1 based on temperature sensor calibration parameter
ΔfLTT of the 64MHz DCO1 Characteristics table in XMC1000 family Data Sheet
V1.4 is not valid.
The min and max limits for fNOM of DCO1 and DCO2 under nominal conditions
after trimming are not valid. These limits are defined by the specified accuracy
parameter over temperature ΔfLT.
Workaround
To improve the accuracy of the DCO1 oscillator, refer to XMC1000 Oscillator
Handling Application Note.
USIC_AI.014 No serial transfer possible while running capture mode timer
When the capture mode timer of the baud rate generator is enabled
(BRG.TMEN = 1) to perform timing measurements, no serial transmission or
reception can take place.
Workaround
None.
USIC_AI.017 Clock phase of data shift in SSC slave cannot be changed
Setting PCR.SLPHSEL bit to 1 in SSC slave mode is intended to change the
clock phase of the data shift such that reception of data bits is done on the
leading SCLKIN clock edge and transmission on the other (trailing) edge.
However, in the current implementation, the feature is not working.
Workaround
None.
XMC1200, EES-AA, ES-AA, AA
30/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Functional Deviations
USIC_AI.018 Clearing PSR.MSLS bit immediately deasserts the SELOx
output signal
In SSC master mode, the transmission of a data frame can be stopped explicitly
by clearing bit PSR.MSLS, which is achieved by writing a 1 to the related bit
position in register PSCR.
This write action immediately clears bit PSR.MSLS and will deassert the slave
select output signal SELOx after finishing a currently running word transfer and
respecting the slave select trailing delay (Ttd) and next-frame delay (Tnf).
However in the current implementation, the running word transfer will also be
immediately stopped and the SELOx deasserted following the slave select
delays.
If the write to register PSCR occurs during the duration of the slave select
leading delay (Tld) before the start of a new word transmission, no data will be
transmitted and the SELOx gets deasserted following Ttd and Tnf.
Workaround
There are two possible workarounds:
•
•
Use alternative end-of-frame control mechanisms, for example, end-offrame indication with TSCR.EOF bit.
Check that any running word transfer is completed (PSR.TSIF flag = 1)
before clearing bit PSR.MSLS.
XMC1200, EES-AA, ES-AA, AA
31/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Deviations from Electrical- and Timing Specification
3
Deviations from Electrical- and Timing
Specification
The errata in this section describe deviations from the documented electricaland timing specifications.
ADC_AI.P002 DC Switching Level (VODC) of Out of Range Comparator
The DC switching level, VODC, of the Out of Range Comparator (ORC) is not
within the range. It has a minimum value of 30 mV instead of 60 mV and a
maximum value of 300 mV instead of 120 mV.
Workaround
None
XMC1200, EES-AA, ES-AA, AA
32/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Application Hints
4
Application Hints
The errata in this section describe application hints which must be regarded to
ensure correct operation under specific application conditions.
ADC_AI.H006 Ratio of Module Clock to Converter Clock
For back-to-back conversions, the ratio between the module clock fADC and the
converter clock fSH must meet the limits listed in Table 9.
Otherwise, when the internal bus clock fADC = fMCLK is too slow in relation to the
converter clock fSH, the internal result buffer may be overwritten with the result
of the next conversion c2 before the result of the previous conversion c1 has
been transferred to the specified result register.
Table 9
VADC: Ratio of Module Clock to Converter Clock
Conversion Type
fADC / fSH
(min.)
Example for fSH = fCONV = 32 MHz
(SHS0_SHSCFG.DIVS = 0)
10-bit Fast Compare
Mode (bitfield CMS /
CME = 101B)
3/7
fADC = fMCLK > 13.72 MHz
Other Conversion
Modes (8/10/12-bit)
1/3
fADC = fMCLK > 10.67 MHz
ADC_AI.H007 Ratio of Sample Time tS to SHS Clock fSH
The sample time tS is programmable to the requirements of the application.
To ensure proper operation of the internal control logic, tS must be at least four
cycles of the prescaled converter clock fSH, i.e. tS ≥ 4 tCONV x (DIVS+1).
(1) With SHS*_TIMCFGx.SST > 0, the sample time is defined by
tS = SST x tADC.
In this case, the following relation must be fulfilled:
•
SST ≥ 4 x tCONV/tADC x (DIVS+1), i.e. SST ≥ 4 x fADC/fCONV x (DIVS+1).
XMC1200, EES-AA, ES-AA, AA
33/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Application Hints
– Example:
with the default setting DIVS=0 and fADC = fMCLK = 32 MHz, fSH = fCONV =
32 MHz (for DIVS = 0):
select SST ≥ 4.
(2) With SHS*_TIMCFGx.SST = 0, the sample time is defined by
tS = (2+STC) x tADCI, with tADCI = tADC x (DIVA+1)
In this case, the following relation must be fulfilled:
•
[(2+STC) x (DIVA+1)] / (DIVS+1) ≥ 4 x tCONV/tADC = 4 x fADC/fCONV.
– Example:
With the default settings STC=0, DIVA=1, DIVS=0 and fADC = fMCLK =
32 MHz, fSH = fCONV = 32 MHz (for DIVS = 0),
this relation is fulfilled.
Note: In addition, the condition fADC = fMCLK ≥ 0.55 fSH must be fulfilled.
Note that this requirement is more restrictive than the requirement in
ADC_AI.H006.
Definitions
DIVA: Divider Factor for the Analog Internal Clock, resulting from bit field
GLOBCFG.DIVA (range: 1..32D)
DIVS: Divider Factor for the SHS
SHS*_SHSCFG.DIVS (range: 1..16D)
Clock,
resulting
from
bit
field
STC: Additional clock cycles, resulting from bit field STCS/STCE in registers
GxICLASS*, GLOBICLACSSy (range: 0..256D)
SST: Short Sample Time factor, resulting from bit field SHS*_TIMCFGx.SST
(range: 1..63D)
Recommendation
Select the parameters such that the sample time tS is at least four cycles of the
prescaled converter clock fSH, as described above.
XMC1200, EES-AA, ES-AA, AA
34/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Application Hints
ADC_AI.H009 ADC Operation with internal reference, lower supply voltage range
If the internal reference is used in the lower voltage range, write value 0CH to
the second byte of register address 480340BCH.
BCCU_CM.H001 Additional dimming clocks after dimming curve switch
If the dimming curve is switched (from coarse to fine or vice versa), the next
dimming process takes additional dimming clocks.
BCCU_CM.H002 BCCU clocks may not freeze in Suspend Mode
Only the clock dividers to FCLK, BCLK and DCLK are frozen in suspend mode.
If the divider is frozen in the state in which its clock is enabled, the clock will
toggle with the frequency of the BCCU input clock.
BCCU_CM.H003 Dimming engine output not cleared upon disabling of
dimming engine
The dimming engine output does not get cleared upon disable. As a result,
when the dimming engine is re-enabled, the output is at the level before the
dimming engine was disabled.
Before disabling dimming engine, user is recommended to dim to desired level.
BCCU_CM.H004 Packer threshold (CHCONFIGy.PKTH) accepted values
CHCONFIGy.PKTH is defined as 3-bits wide. However, only values 1-4 are
accepted.
XMC1200, EES-AA, ES-AA, AA
35/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Application Hints
BCCU_CM.H005 Enable a dimming engine for global dimming
When using global dimming as the source of dimming input (CHCONFIG.DSEL
= 111B), enable at least one of the dimming engines (DEEN != 0).
Firmware_CM.H001 Switching to high baudrates in enhanced ASC BSL
The ASC Bootstrap Loader allows the user to switch to baudrates higher than
the initial baudrate when the communication is established for faster
downloading of code/data.
With the current implementation (refer to the “Bootstrap Loaders and User
Routines” chapter in Reference Manual) the host device (e.g. a PC) may have
problem to switch the baudrate fast enough after sending the request
(BSL_STEP as of Figure 2) and is not able to receive the device acknowledge
(BSL_BR_OK) correctly with the changed ASC channel speed. If this happens,
the host will get some error condition - wrong response, start bit not detected,
etc. In such a case the host has to ignore the error and send the trailer Byte
(BSL_BR_OK) with the new baudrate. The correctness of the communication
speed settings will be then decided by the host upon the response from the
device after sending the length of code for downloading (refer to Figure 3).
XMC1200, EES-AA, ES-AA, AA
36/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Application Hints
Listening
1-to-0 transition
on RXD
Starts BR
detection (Receive
zero byte)
0-to-1 transition
on RXD
Configure
fractional divider
Receive header
byte
Header byte =
BSL_ASC_F/H?
No
Header byte =
BSL_ENC_F/H?
No
Yes
Yes
Send BSL_ENC_ID and
BSL_PDIV
Send BSL_ID
Receive BSL_STEP
Reconfigure fractional divider
and send BSL_BR_OK
Receive trailer byte
Yes
Trailer byte =
BSL_BR_OK?
No
Request a system reset
Install AIRCR.SYSRESETREQ:=1
Proceed with main
BSL download
sequence
System reset –
new SSW execution
XMC1000-SBSL BR detection flow.vsd
Figure 2
Baud Rate configuration sequence during ASC BSL entry
XMC1200, EES-AA, ES-AA, AA
37/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Application Hints
Host
BSL
4 Length Bytes (LSB first)
BSL_OK
Application program
stream
BSL_OK
Sunny day sequence
Host
SSW
4 Length Bytes (LSB first)
BSL_NOK
Rainy day sequence
ASC BSL Application Download .vsd 06.06.12
Figure 3
Standard ASC BSL: Application download protocol
Firmware_CM.H002 Ensuring correct selection of RxD Pin in ASC Bootstrap Loader
To provide flexible usage in application, USIC0 channel 0 or 1 are both checked
automatically as ASC Bootstrap Loader channel. To prevent possible
misidentification of an ASC BSL on the wrong RxD pin, the application must
ensure that only the intended pin is activated.
For example, having a capacitor on the pin of an unintended ASC BSL channel,
may result in a ramping signal and false detection as the selected ASC BSL
channel. Connecting a capacitor to P0.14 when P1.3 is the intended channel,
XMC1200, EES-AA, ES-AA, AA
38/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Application Hints
or to P1.3 when P0.14 is the intended channel, must be avoided when using the
ASC Bootstrap Loader.
NVM_CM.H001 Adding a wait loop to stand-alone verification sequences
When a hardread level (NVMCONF.HRLEV = 01B or 10B) is selected for a
stand-alone verification sequence (NVMPROG.ACTION.VERIFY = 11B),
memory reads from the cell array and register write accesses should be
avoided during the transition from VerifyWait to RIdleV state for up to 10 µs,
else a bus stall will occur. The NVMSTATUS.BUSY bit remains cleared during
this time.
Therefore, it is recommended to insert a wait loop of 10 µs following the
completion of the verify sequence, before any write access to SFRs or
read/write access to cell array.
Alternatively, if the verify operation is intended following a write operation, it is
recommended to use the write operation with automatic verify
(NVMPROG.ACTION = 51H or 61H), instead of the stand-alone write and verify
operations. In this case, the BUSY bit always indicate the actual NVM status
and no wait loop will be necessary.
SCU_CM.H001 Temperature Sensor Functionality
EES samples are not temperature tested, therefore the temperature sensor
functionality is not supported.
Workaround
None
XMC1200, EES-AA, ES-AA, AA
39/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Application Hints
USIC_AI.H004 I2C slave transmitter recovery from deadlock situation
While operating the USIC channel as an IIC slave transmitter, if the slave runs
out of data to transmit before a master-issued stop condition, it ties the SCL
infinitely low.
Recommendation
To recover and reinitialize the USIC IIC slave from such a deadlock situation,
the following software sequence can be used:
1. Switch the SCL and SDA port functions to be general port inputs for the
slave to release the SCL and SDA lines:
a) Write 0 to the two affected Pn_IOCRx.PCy bit fields.
2. Flush the FIFO buffer:
a) Write 1B to both USICx_CHy_TRBSCR.FLUSHTB and FLUSHRB bits.
3. Invalidate the internal transmit buffer TBUF:
a) Write 10B to USICx_CHy_FMR.MTDV.
4. Clear all status bits and reinitialize the IIC USIC channel if necessary.
5. Reprogram the Pn_IOCRx.PCy bit fields to select the SCL and SDA port
functions.
At the end of this sequence, the IIC slave is ready to communicate with the IIC
master again.
XMC1200, EES-AA, ES-AA, AA
40/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Documentation Updates
5
Documentation Updates
The errata in this section contain updates to or completions of the user
documentation. These updates are subject to be taken over into upcoming user
documentation releases.
ACMP_CM.D001 Incorrect description of ACMP reference divider function
In the reference manual v1.1, the description of the analog comparator
reference divider function is not correct. The “Analog Comparator Reference
Divider function” diagram and ANACMP0 register indicate that ACMP1.INP is
connected to ACMP0.INN when bit ANACMP0.ACMP0_SEL is set to 1.
Documentation Update
When bit ANACMP0.ACMP0_SEL is set to 1, ACMP1.INP is connected to
ACMP0.INP instead of ACMP0.INN.
Firmware_CM.D001 Incorrect specification of length of Chip Variant Identification Number
In Flash data for SSW and user SW in XMC1200 Table of Reference Manual
v1.1, the length of Chip Variant Identification is incorrectly specified as 28B
starting from 1000’0F04H.
Documentation Update
The length of Chip Variant Identification should be corrected as 24B starting
from 1000’0F04H.
Firmware_CM.D002 Incorrect specification of value of Status Indicators
returned by NVM routines
These status indicators values returned by NVM routines in XMC1200 ROM
Table of Reference Manual v1.1 are incorrectly specified.
XMC1200, EES-AA, ES-AA, AA
41/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Errata Sheet
Documentation Updates
Table 10
Status indicators returned by NVM routines in XMC1200 ROM
Status Indicator
Symbolic name
Description
Value
NVM_E_DST_
80010005H
AREA_EXCEEDE
D
Destination data is not (completely) located
in NVM
NVM_E_DST_
ALIGNMENT
Destination data is not properly aligned
80010006H
NVM_E_NVM_FA 80010009H
IL
NVM module can not be physically accessed
NVM_E_VERIFY
Verification of the written page not
successful
80010010H
Documentation Update
The values of the status indicators should be corrected as per below.
Table 11
Status indicators returned by NVM routines in XMC1200 ROM
Status Indicator
Symbolic name
Description
Value
NVM_E_NVM_FA 80010005H NVM module can not be physically accessed
IL
NVM_E_VERIFY
80010006H Verification of the written page not successful
80010009H Destination data is not (completely) located in
NVM_E_DST_
AREA_EXCEEDE
NVM
D
NVM_E_DST_
ALIGNMENT
80010010H Destination data is not properly aligned
XMC1200, EES-AA, ES-AA, AA
42/42
Subject to Agreement on the Use of Product Information
Rel. 1.9, 2015-06
Was this manual useful for you? yes no
Thank you for your participation!

* Your assessment is very important for improving the work of artificial intelligence, which forms the content of this project

Download PDF

advertisement