UG-003
EVALUATION BOARD SCHEMATICS AND ARTWORK
Evaluation Board User Guide
8-016 0816
Figure 17. Board Power Input and Supply Circuits
Rev. A | Page 12 of 40
Evaluation Board User Guide
7 8-01 0816
UG-003
Figure 18. DUT and Related Circuits
Rev. A | Page 13 of 40
UG-003 Evaluation Board User Guide
08168018
Figure 19. SPI Interface Circuit
Rev. A | Page 14 of 40
Evaluation Board User Guide
19 8-0 0816
UG-003
Figure 20. Channel A Input Circuits
Rev. A | Page 15 of 40
UG-003 Evaluation Board User Guide
0 -02 08168
Figure 21. Channel B Analog Input Circuits
Rev. A | Page 16 of 40
Evaluation Board User Guide
68-021 081
UG-003
Figure 22. Default Clock Path Input Circuits
Rev. A | Page 17 of 40
UG-003 Evaluation Board User Guide
2 -02 08168
Figure 23. Optional AD9517 Clock Input Circuit
Rev. A | Page 18 of 40
Evaluation Board User Guide UG-003
3 8-02 0816
Figure 24. Output Buffer Circuits
Rev. A | Page 19 of 40
UG-003 Evaluation Board User Guide
24 -0 08168
Figure 25. FIFO Board Connector
Rev. A | Page 20 of 40
Evaluation Board User Guide UG-003
Figure 26. Top Side
Rev. A | Page 21 of 40
UG-003 Evaluation Board User Guide
Figure 27. Ground Plane (Layer 2)
Rev. A | Page 22 of 40
Evaluation Board User Guide UG-003
Figure 28. Power Plane (Layer 3)
Rev. A | Page 23 of 40
UG-003 Evaluation Board User Guide
Figure 29. Power Plane (Layer 4)
Rev. A | Page 24 of 40
Evaluation Board User Guide UG-003
Figure 30. Ground Plane (Layer 5)
Rev. A | Page 25 of 40
UG-003 Evaluation Board User Guide
Figure 31. Bottom Side
Rev. A | Page 26 of 40