MHW2080AT, MHW2060AT, MHW2040AT DISK DRIVES

Add to my manuals
278 Pages

advertisement

MHW2080AT, MHW2060AT, MHW2040AT DISK DRIVES | Manualzz

Index

1 drive connection ..................................... 2-3

2 drives configuration ............................... 2-4

2 drives connection ................................... 2-4

2MB buffer.............................................. 6-12

A

A/D converter circuit .............................. 4-11

AAM ....................................................... 5-92 acceleration mode ................................... 4-19 acoustic noise .......................................... 1-10 acoustic noise specification..................... 1-10 active idle mode ........................................ 6-7 active mode ............................................... 6-7 actuator............................................... 2-2, 4-2 actuator motor control ............................. 4-18 adaptability................................................ 1-2 advanced power management ................ 1-13,

1-14, 5-91

AGC circuit ............................................. 4-10 air circulation system ................................ 2-2 air filter...................................................... 4-3 alternate status register............................ 5-13 alternating processing for defective sector .............................. 6-10 ambient temperature.................................. 3-5

APM ............................................... 1-13, 5-91

ATA interface ........................................... 2-3 attribute ID .............................................. 5-47 attribute value for the worst case so far......................................................... 5-48 automatic acoustic management ............. 5-92 automatic alternating processing............. 6-11 average positioning time ........................... 1-2

B

blower........................................................ 4-3 burst even1 .............................................. 4-17 burst even2 .............................................. 4-17 burst odd.................................................. 4-17

C

cable connection................................. 3-8, 3-9 cable connector specification .................... 3-9 cache operation ....................................... 6-19 caching function when power supply is turned on. ......................................... 6-20 caching operation..................................... 6-13

CHECK POWER MODE.................5-39, 6-9

CHECK POWER MODE command ......... 6-8 check sum ..............................5-51, 5-54, 5-55 circuit configuration ...........................4-3, 4-5 command block register ............................ 5-8 command code and parameter5-14, 5-15, 5-16,

5-127, 5-128 command data structure........................... 5-54 command description............................... 5-18 command processing during selfcalibration .............................................. 4-8 command protocol ................................. 5-129 command register .................................... 5-13 command that are targets of caching ....... 6-19 command without data transfer ............. 5-134 command, target of caching .................... 6-13 compact ..................................................... 1-2 compensating open loop gain .................... 4-7 connection to ATA interface ..................... 1-3 contents of security password................ 5-101 contents of SECURITY SET

PASSWORD data ................................ 5-93 control block register ............................... 5-13 controller circuit .................................2-3, 4-4

CSEL setting............................................ 3-12 current and power dissipation.................... 1-8 current attribute value.............................. 5-48 current fluctuation (Typ.) at +5 V when power is turned on ........................ 1-9 current LBA under test ............................ 5-56 current requirements and power dissipation .............................................. 1-8 current span under test............................. 5-56 cylinder high register ............................... 5-10 cylinder low register ................................ 5-10

D

D/A converter (DAC) .............................. 4-13 data area................................................... 4-15 data assurance in the event of power failure ................................................... 1-11 data buffer.................................................. 1-3

DATA buffer structure ............................ 6-12 data format of SMART comprehensive error log ...................... 5-54

C141-E250 IN-1

Index

data format of SMART summary error log ............................................... 5-53 data format version number..................... 5-47 data register ............................................... 5-8 data transfer mode ................................... 5-90 data, target of caching ............................. 6-13 data-surface servo format ........................ 4-15 default function ....................................... 5-34 defect processing ....................................... 6-9 description ......................5-110, 5-111, 5-112,

5-113, 5-114, 5-116, 5-117, 5-118,

5-120, 5-121, 5-122, 5-124, 5-125,

5-126 device configuration ........................... 2-1, 2-2

DEVICE CONFIGURATION ................ 5-58

FREEZE LOCK................................... 5-59

IDENTIFY........................................... 5-59

IDENTIFY data structure ........... 5-61, 5-62

RESTORE ........................................... 5-59

DEVICE CONFIGURATION SET ........ 5-59 device connection ...................................... 3-9 device connector........................................ 3-8 device control register ............................. 5-14 device overview......................................... 1-1 device pausing ultra DMA data out burst ............................................. 5-161 device response to reset ............................. 6-2 device specification ................................... 1-4 device terminating ultra DMA data in burst ............................................... 5-157 out burst ............................................. 5-163 device/head register................................. 5-11 diagnostic code ........................................ 5-28 digital PLL circuit ................................... 4-11 dimension .................................................. 3-2 disk ..................................................... 2-2, 4-2 disk drive outer view ................................. 2-2

DMA data transfer command ................ 5-135

DOWNLOAD MICROCODE ................ 5-31 driver circuit ............................................ 4-14

E

enabling and disabling, write cache ........ 6-20 environmental protection........................... 1-2 environmental specification ...................... 1-9 error correction and retry by ECC ............. 1-3 error data structure .................................. 5-54 error logging capability ........................... 5-51 error posting .......................................... 5-127 error rate .................................................. 1-12 error register .............................................. 5-8 error reporting condition .5-112, 5-118, 5-126 example of model name and product number ................................................... 1-5

EXECUTE DEVICE DIAGNOSTIC ......5-28 execution example of READ

MULTIPLE command .........................5-63 execution timing of self-calibration...........4-8

F

factory default setting ..............................3-11 failure prediction capability flag..............5-50 feature ........................................................1-2 feature flag ...............................................5-57 feature register ...........................................5-9 feature register value (subcommand) and function..........................................5-43 feature register value and settable mode.....................................................5-89 features register values

(subcommands) and function ......5-42, 5-44

FIR circuit................................................4-11

FLUSH CACHE ......................................5-74

FLUSH CACHE EXT ...........................5-126 format of device attribute value data .......5-46 format of insurance failure threshold value data .............................................5-46

FR = 01h ................................................5-105

FR = 02h ................................................5-106

FR = 03h ................................................5-107

FR = 04h ................................................5-108

FR = C0h .................................................5-59

FR = C1h .................................................5-59

FR = C2h .................................................5-59

FR = C3h .................................................5-59 frame ..........................................................3-3 frequency characteristic of programmable filter..............................4-10 full hit ......................................................6-17 function and performance ..........................1-2

G

gray code..................................................4-17

H

handling caution..................................3-6, 3-7 head............................................................2-2 high resistance against shock.....................1-3 high-speed transfer rate..............................1-2 host command..........................................5-14 host pausing ultra DMA data in burst................................................5-156 host terminating ultra DMA data in burst................................................5-158 out burst..............................................5-162

IN-2 C141-E250

I

I/O register ................................................ 5-7

IDENTIFY DEVICE............................... 5-76

IDENTIFY DEVICE DMA .................... 5-77

IDLE................................................. 5-37, 6-9

IDLE IMMEDIATE......................... 5-34, 6-9

Information to be read by IDENTIFY

DEVICE command..................... 5-78, 5-79

INITIALIZE DEVICE

PARAMETERS................................... 5-30

PARAMETERS command .................... 6-8 initiating ultra DMA data in burst.................................... 5-138, 5-151 out burst .................................. 5-143, 5-159 inner guard band...................................... 4-15 input voltage.............................................. 1-6 installation condition................................. 3-1 insurance failure threshold ...................... 5-51 interface.............................................. 1-3, 5-1 interface signal .......................................... 5-2 invalidating caching-target data .............. 6-13 invalidation of cached data...................... 6-19

J

jumper location ....................................... 3-10 jumper setting.......................................... 3-10 jumper setting of master or slave drive..................................................... 3-11

L

large capacity ............................................ 1-2 limitation of mounting .............................. 3-3 load/unload function ............................... 1-12 location of breather ................................... 3-4 location of setting jumper........................ 3-10 log directory data format......................... 5-51 logical Interface......................................... 5-6 low noise and vibration ............................. 1-3 low power idle mode................................. 6-7

M

master drive-slave drive setting .............. 3-11 master/slave............................................... 1-3 mean time between failure (MTBF)........ 1-11 mean time to repair (MTTR)................... 1-11 media defect ............................................ 1-12 microprocessor unit (MPU)..................... 4-13 miss-hit.................................................... 6-15 model and product number........................ 1-5 mounting ................................................... 3-3 mounting frame structure .......................... 3-3 multiword data transfer ......................... 5-150

Index

multiword DMA data transfer timing .... 5-150

N

normal DMA data transfer..................... 5-136

O

off-line data collection capability ............ 5-50 off-line data collection status..........5-48, 5-49 operation .................................................... 6-1 operation of DOWNLOAD

MICROCODE ..................................... 5-32 operation to move head to reference cylinder ................................................ 4-18 orientation.................................................. 3-3 other command ...................................... 5-135 outer guard band ...................................... 4-15 outline........................................................ 4-2 overview ................................................ 5-137

P

PAD ......................................................... 4-17 partial hit.................................................. 6-18 pausing ultra DMA data out burst ............................................. 5-144 pausing Ultra DMA data in burst ............................................... 5-139 phases of operation ................................ 5-138 physical interface....................................... 5-2 physical sector servo configuration on disk surface ..................................... 4-16

PIO data transfer.................................... 5-149

PIO data transfer timing ........................ 5-149

PIO data transferring command from device to host ..................................... 5-129

PIO data transferring command from host to device ..................................... 5-132 positioning error ...................................... 1-12 post code.................................................. 4-17 power amplifier ....................................... 4-13 power command ........................................ 6-9 power requirement..................................... 1-6 power save ................................................. 6-7 power save mode ................................1-2, 6-7 power supply configuration ....................... 4-4 power supply connector (CN1) ............... 3-10 power up in standby setting ..................... 3-13 power-on and reset ................................ 5-164 power-on sequence .................................... 4-6 programmable filter circuit...................... 4-10 protocol for command abort .................. 5-131 protocol for the command execution without data transfer .......................... 5-135

C141-E250 IN-3

Index

R

raw attribute value ................................... 5-48

READ BUFFER ...................................... 5-73 read circuit............................................... 4-10

READ DMA............................................ 5-69

READ DMA (EXT) ................................ 6-12

READ DMA EXT ................................. 5-111

READ DMA EXT ................................... 6-12

READ LOG EXT .................................. 5-114

READ MULTIPLE ................................. 5-63

READ MULTIPLE (EXT) ...................... 6-12

READ MULTIPLE EXT.............. 5-113, 6-12

READ NATIVE MAX ADDRESS....... 5-103

READ NATIVE MAX ADDRESS

EXT ................................................... 5-112

READ SECTOR(S)................................. 5-21

READ SECTOR(S) (EXT) ..................... 6-12

READ SECTOR(S) COMMAND protocol.............................................. 5-130

READ SECTOR(S) EXT ............. 5-110, 6-12

READ VERIFY SECTOR(S) ................. 5-26

READ VERIFY SECTOR(S) EXT....... 5-124 read/write circuit .........................2-3, 4-3, 4-9 read/write circuit block diagram................ 4-9 read/write preamplifier (PreAMP) ............ 4-9 read-ahead cache ..................................... 6-12 read-ahead cache system ........................... 1-3

RECALIBRATE ..................................... 5-20 recommended power-off sequence.......... 1-13 recommended series termination for ultra DMA.......................................... 5-148 reliability ................................................. 1-11 reset ........................................................... 6-8 reset response .......................................... 6-20 response to diagnostic command .............................. 6-6 hardware reset................................. 6-3, 6-4 power-on ......................................... 6-2, 6-3 software reset ......................................... 6-5 ripple.......................................................... 1-6

S

sector count register .................................. 5-9 sector number register ............................. 5-10 sector slip processing............................... 6-10

SECURITY DISABLE PASSWORD... 5-101

SECURITY ERASE PREPARE ............. 5-97

SECURITY ERASE UNIT ..................... 5-98

SECURITY FREEZE LOCK .................. 5-99

SECURITY SET PASSWORD............... 5-93

SECURITY UNLOCK............................ 5-95

SEEK....................................................... 5-27 seek operation.......................................... 4-18 selective self-test feature flag ..................5-57 selective self-test log data structure .........5-56 selective self-test pending time................5-57 self-calibration ...........................................4-7 self-calibration content ..............................4-7 self-diagnosis .............................................1-3 self-test execution status .................5-49, 5-55 self-test index...........................................5-55 self-test number .......................................5-55 sensing and compensating for external force..........................................4-7 sequential hit............................................6-16 series termination required for ultra

DMA ..................................................5-148 service area ................................................3-6 service life................................................1-11 servo burst capture circuit........................4-13 servo circuit ...............................................4-3 servo control ............................................4-12 servo control circuit .................................4-12 servo frame format...................................4-17 servo mark ...............................................4-17

SET FEATURES ..............................5-89, 6-9

SET MAX..............................................5-104

SET MAX ADDRESS...........................5-104

SET MAX ADDRESS EXT ..................5-118

SET MAX FREEZE LOCK ..................5-108

SET MAX LOCK ..................................5-106

SET MAX SET PASSWORD ...............5-105

SET MAX UNLOCK ............................5-107

SET MULTIPLE MODE.........................5-67 shock and vibration..................................1-10 shock and vibration specification ............1-10 signal assignment on the connector ...........5-3

SLEEP ..............................................5-40, 6-9 sleep mode .................................................6-8 slope of an input voltage at rise .................1-6

SMART ...................................................5-41

SMART error logging..............................5-52

SMART self-test ......................................5-55

SMART self-test log data format.............5-55 spare area ...................................................6-9 specification...............................................1-4 specification summary ...............................1-4 spindle........................................................4-2 spindle motor .............................................2-2 spindle motor control ...............................4-19 spindle motor control circuit....................4-13 spindle motor driver circuit .......................4-3 stable rotation mode.................................4-19

STANDBY .......................................5-36, 6-9

STANDBY command................................6-8

STANDBY IMMEDIATE................5-33, 6-9

STANDBY IMMEDIATE command........6-8

IN-4 C141-E250

standby mode ............................................ 6-8 start mode................................................ 4-19 status ....................................................... 5-54 status flag ................................................ 5-48 status register........................................... 5-11 status report in event of error .................. 6-20 subassembly .............................................. 4-2 surface temperature measurement point....................................................... 3-5 sustained ultra DMA data in burst............................................... 5-155 sustained Ultra DMA data out burst ............................................. 5-160 system configuration ................................. 2-3

T

terminating ultra DMA data in burst............................................... 5-140 out burst ............................................. 5-145 test span................................................... 5-56 the data in transfer........................................... 5-139 out transfer......................................... 5-144 theory of device operation......................... 4-1 timing .................................................... 5-149 total number of drive error ...................... 5-54 track following operation ........................ 4-18 track slip processing................................ 6-10

U

ultra DMA CRC rule............................. 5-147 ultra DMA data in command ....................................... 5-138 out command ..................................... 5-143 ultra DMA data burst timing requirement........................................ 5-152 ultra DMA data transfer ........................ 5-151

Index

ultra DMA feature set ............................ 5-137 ultra DMA sender and recipient timing requirement............................. 5-154 ultra DMA termination with pull-up or pull-down....................................... 5-148 unload feature .......................................... 5-34

UNLOAD IMMEDIATE ........................ 5-34 unrecoverable read error.......................... 1-12 using read segment buffer ....................... 6-15

V

VCM current sense resistor (CSR) .......... 4-14 viterbi detection circuit............................ 4-11

W

wide temperature range ............................. 1-2

WRITE BUFFER .................................... 5-75 write cache........................................1-4, 6-19 write circuit................................................ 4-9

WRITE DMA .......................................... 5-71

WRITE DMA EXT ............................... 5-117

WRITE DMA FUA EXT ...................... 5-121

WRITE LOG EXT ................................ 5-122

WRITE MULTIPLE................................ 5-65

WRITE MULTIPLE EXT ..................... 5-120

WRITE MULTIPLE FUA EXT ............ 5-125 write precompensation............................... 4-9

WRITE SECTOR(S) ............................... 5-23

WRITE SECTOR(S) command protocol .............................................. 5-133

WRITE SECTOR(S) EXT .................... 5-116

WRITE VERIFY ..................................... 5-25 write/read recovery.................................. 4-17

C141-E250 IN-5

This page is intentionally left blank.

advertisement

Was this manual useful for you? Yes No
Thank you for your participation!

* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project

Related manuals

Download PDF

advertisement

Table of contents