TS272C,I,M
HIGH PERFORMANCE
CMOS DUAL OPERATIONAL AMPLIFIERS
■ OUTPUT VOLTAGE CAN SWING TO
GROUND
■ EXCELLENT PHASE MARGIN ON
CAPACITIVE LOADS
■ GAIN BANDWIDTH PRODUCT: 3.5MHz
■ STABLE AND LOW OFFSET VOLTAGE
■ THREE INPUT OFFSET VOLTAGE
SELECTIONS
DESCRIPTION
The TS272 devices are low cost, dual operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the ST silicon gate CMOS process allowing an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.
Three power consumptions are available allowing to have always the best consumption-speed ratio:
❑ I
CC
= 10µA/amp.: TS27L2 (very low power)
❑ I
CC
= 150µA/amp.: TS27M2 (low power)
❑ I
CC
= 1mA/amp.: TS272 (standard)
These CMOS amplifiers offer very high input impedance and extremely low input currents. The major advantage versus JFET devices is the very low input currents drift with temperature (see figure 2).
ORDER CODE
Part Number
TS272C/AC/BC
TS272I/AI/BI
Temperature Range
0°C, +70°C
-40°C, +125°C
TS272M/AM/BM
Example : TS272ACN
-55°C, +125°C
Package
N D P
• • •
• • •
• • •
N = Dual in Line Package (DIP)
D = Small Outline Package (SO) - also available in Tape & Reel (DT)
P = Thin Shrink Small Outline Package (TSSOP) - only available
in Tape & Reel (PT)
D
SO8
(Plastic Micropackage)
P
TSSOP8
(Thin Shrink Small Outline Package)
PIN CONNECTIONS (top view)
1
2
3
4
-
+
N
DIP8
(Plastic Package)
-
+
1 - Output 1
2 - Inverting Input 1
3 - Non-inverting Input 1
4 - V
CC
-
5 - Non-inverting Input 2
6 - Inverting Input 2
7 - Output 2
8 - V
CC
+
8
7
6
5
November 2001 1/9
TS272C,I,M
BLOCK DIAGRAM
V
CC
Current source x I
Input differential
Second stage
Output stage Output
V
CC
E E
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter TS272C/AC/BC TS272I/AI/BI TS272M/AM/BM Unit
V
CC
+
Supply Voltage
1) 18
V
V
I id o i
Differential Input Voltage
2)
Input Voltage
3)
Output Current for V
CC
+ ≥
15V
±18
-0.3 to 18
±30
I in
Input Current ±5
T oper
T stg
Operating Free-Air Temperature Range
Storage Temperature Range
0 to +70 -40 to +125
-65 to +150
-55 to +125
1. All values, except differential voltage are with respect to network ground terminal.
2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of the input and the output voltages must never exceed the magnitude of the positive supply voltage.
V
V
V mA mA
°C
°C
OPERATING CONDITIONS
Symbol
V
CC
+
V icm
Supply Voltage
Parameter
Common Mode Input Voltage Range
Value
3 to 16
0 to V
CC
+
- 1.5
Unit
V
V
2/9
SCHEMATIC DIAGRAM (for 1/2 TS272)
TS272C,I,M
3/9
TS272C,I,M
ELECTRICAL CHARACTERISTICS
V
CC
+ = +10V, V
CC
-
= 0V, T amb
= +25°C (unless otherwise specified)
Symbol Parameter
TS272C/AC/BC
TS272I/AI/BI
TS272M/AM/BM
Min.
Typ.
Max.
Min.
Typ.
Max.
io
DV
V
V io
OH
OL vd
GBP
CMR
SVR
I
I
V
I
I
A
CC
I io ib o sink
SR
φ m
Input Offset Voltage
V
T
O
= 1.4V, V min
≤
T amb ic
≤
= 0V
T max
TS272C/I/M
TS272AC/AI/AM
TS272B/C/I/M
TS272C/I/M
TS272AC/AI/AM
TS272B/C/I/M
Input Offset Voltage Drift
Input Offset Current note
1)
V ic
= 5V, V
O
= 5V
T min
≤
T amb
≤
T max
Input Bias Current - see note 1
V ic
T
= 5V, V
O
= 5V min
≤
T amb
≤
T max
High Level Output Voltage
V id
= 100mV, R
L
= 10k
Ω
T min
≤
T amb
≤
T max
Low Level Output Voltage
V id
= -100mV
Large Signal Voltage Gain
V iC
= 5V, R
T min
≤
T amb
L
= 10k
Ω,
V
≤
T max o
= 1V to 6V
Gain Bandwidth Product
A v
= 40dB, R
L
= 10k
Ω,
C
L
= 100pF, f in
= 100kHz
Common Mode Rejection Ratio
V iC
= 1V to 7.4V, V o
= 1.4V
Supply Voltage Rejection Ratio
V
CC
+
= 5V to 10V, V o
= 1.4V
Supply Current (per amplifier)
A v
= 1, no load, V o
T min
≤
T amb
= 5V
≤
T max
Output Short Circuit Current
V o
= 0V, V id
= 100mV
Output Sink Current
V o
= V
CC
, V id
= -100mV
Slew Rate at Unity Gain
R
L
= 10k
Ω
, C
L
= 100pF, V i
= 3 to 7V
Phase Margin at Unity Gain
A v
= 40dB, R
L
= 10k
Ω
, C
L
= 100pF
Overshoot Factor K
OV e n
Equivalent Input Noise Voltage f = 1kHz, R s
= 100
Ω
V o1
/V o2
Channel Separation
1.
Maximum values including unavoidable inaccuracies of the industrial test.
8.2
8.1
10
7
65
60
1.1
0.9
0.25
2
1
1
8.4
15
3.5
80
70
1000 1500
1600
60
45
5.5
40
30
30
120
10
5
2
12
6.5
3
100
150
50
8.2
8
10
6
65
60
1.1
0.9
0.25
2
1
1
8.4
15
3.5
80
70
40
30
30
120
10
5
2
12
6.5
3
1000 1500
1700
60
45
5.5
200
300
50
Unit mV
µV/°C pA pA
V mV
V/mV
MHz dB dB
µA mA mA
V/
µ s
Degrees
% nV
------------
Hz dB
4/9
TS272C,I,M
TYPICAL CHARACTERISTICS
Figure 1 : Supply Current (each amplifier) versus
Supply Voltage
2.0
1.5
T amb
V = V
CC
/ 2
1.0
0.5
0
0
-10
4 8 12
SUPPLY VOLTAGE, V
CC
(V)
Figure 2 : Input Bias Current versus Free Air
Temperature
100
V
CC
= 10V
10
1
25 50 75 100
TEMPERATURE, T amb
( °C)
5
4
T amb
V id
= 100mV
3 V
CC
= 5V
2
V
CC
= 3V
1
-8 -6 -4 -2
OUTPUT CURRENT, I
OH
(mA)
16
125
Figure 3a : High Level Output Voltage versus
High Level Output Current
0
Figure 3b : High Level Output Voltage versus
High Level Output Current
20
16
T amb
°
V id
= 100mV
V
CC
= 16V
12
8
4
V
CC
= 10V
0
-50 -40 -30 -20 -10
OUTPUT CURRENT, I
OH
(mA)
0
Figure 4a : Low Level Output Voltage versus Low
Level Output Current
1 .0
0 .8
V
C C
= 3 V
0 .6
0 .4
0 .2
0
V
C C
= 5 V
T amb
= 2 5 °C
V ic
= 0 .5 V
V id = -1 0 0 m V
1 2
O U T P U T C U R R E N T , I
OL
(m A )
3
Figure 4b : Low Level Output Voltage versus Low
Level Output Current
3
V
C C
= 1 0 V
2
V
C C
= 1 6 V
1
T amb i
= 2 5 °C
V = -1 0 0 m V id
0 4 8 1 2 1 6
O U T P U T C U R R E N T , I
OL
(m A )
2 0
5/9
TS272C,I,M
Figure 5 : Open Loop Frequency Response and
Phase Shift
5 0
4 0
0
G A IN
3 0
P H A S E
Gain
Bandwidth
Product
Phase
Margin
2 0
1 0
0
-1 0
1 0
2
T a m b
= 2 5 °C
V
C C
+
= 1 0 V
R = 10k
Ω
L
C = 1 0 0 p F
L
A
V C L
= 1 0 0
1 0
3
1 0
4
1 0
5
1 0
6
F R E Q U E N C Y , f (H z )
1 0
7
4 5
9 0
1 3 5
1 8 0
Figure 6 : Gain Bandwidth Product versus Supply
Voltage
5
4
3
2
1
T a m b
= 2 5 °C
R = 10k
Ω
Figure 8 : Phase Margin versus Capacitive Load
7 0
6 0
T a m b
= 2 5 °C
R = 10k
Ω
V
C C
= 1 0 V
5 0
4 0
3 0
0 2 0 4 0 6 0 8 0
C A P A C IT A N C E , C
L
(p F )
1 0 0
Figure 9 : Slew Rate versus Supply Voltage
7
6
5
4
3
2
4
T a m b
= 2 5 °C
R = 10k
Ω
6 8 1 0
S R
1 2
S U P P L Y V O L T A G E , V
C C
S R
1 4
(V )
1 6
0 4 8 1 2
S U P P L Y V O L T A G E , V
C C
(V )
1 6
Figure 7 : Phase Margin versus Supply Voltage
48
44
40
36
32
T a m b
= 2 5 °C
R = 10k
Ω
28
0 4 8 1 2
S U P P L Y V O L T A G E , V
C C
(V )
1 6
Figure 10 : Input Voltage Noise versus
3 0 0
2 0 0
1 0 0
Frequency
0
1
V
C C
= 1 0 V
T amb
R
S
= 2 5 ° C
= 1 0 0
Ω
1 0 1 0 0
F R E Q U E N C Y (H z )
1 0 0 0
6/9
TS272C,I,M
PACKAGE MECHANICAL DATA
8 PINS - PLASTIC DIP
Dimensions e3 e4
F
L i
E e
A a1
B b b1
D
Z
Min.
0.51
1.15
0.356
0.204
7.95
3.18
Millimeters
Typ.
3.32
2.54
7.62
7.62
Max.
1.65
0.55
0.304
10.92
9.75
6.6
5.08
3.81
1.52
Min.
0.020
0.045
0.014
0.008
0.313
Inches
Typ.
0.131
0.100
0.300
0.300
0.125
Max.
0.065
0.022
0.012
0.430
0.384
0260
0.200
0.150
0.060
7/9
TS272C,I,M
PACKAGE MECHANICAL DATA
8 PINS - PLASTIC MICROPACKAGE (SO)
L b
8
1 e3
D
M
5
4 s
E c1
Dimensions
C c1
D
E e e3
F
A a1 a2 a3 b b1
L
M
S
Min.
0.1
0.65
0.35
0.19
0.25
4.8
5.8
3.8
0.4
Millimeters
Typ.
1.27
3.81
Max.
1.75
0.25
1.65
0.85
0.48
0.25
0.5
5.0
6.2
Min.
0.004
0.026
0.014
0.007
0.010
45° (typ.)
0.189
0.228
4.0
1.27
0.6
8° (max.)
0.150
0.016
Inches
Typ.
0.050
0.150
Max.
0.069
0.010
0.065
0.033
0.019
0.010
0.020
0.197
0.244
0.157
0.050
0.024
8/9
TS272C,I,M
PACKAGE MECHANICAL DATA
8 PINS - THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) k c
0.25mm
.010 inch
GAGE PLANE
L
L1
E1
Dimensions
E
E1 e k l
L
L1
A
A1
A2 b c
D
Min.
4.30
0°
0.50
0.45
0.05
0.80
0.19
0.09
2.90
D
A
A2
A1 b
5
8
PIN 1 IDENTIFICATION
E
Millimeters
Typ.
1.00
3.00
6.40
4.40
0.65
0.60
0.600
1.000
Max.
1.20
0.15
1.05
0.30
0.20
3.10
4.50
8°
0.75
0.75
Min.
0.01
0.031
0.007
0.003
0.114
0.169
0°
0.09
0.018
4
1 e
Inches
Typ.
0.039
0.118
0.252
0.173
0.025
0.0236
0.024
0.039
Max.
0.05
0.006
0.041
0.15
0.012
0.122
0.177
8°
0.030
0.030
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States
© http://www.st.com
9/9
