advertisement
MMC2107/D
REV 2
Freescale Semiconductor, Inc.
MMC2107
Technical Data
HCMOS
Microcontroller Unit
For More Information On This Product,
Go to: www.freescale.com
blank
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
MMC2107
Technical Data
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use
Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.
Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
Motorola and are registered trademarks of Motorola, Inc.
DigitalDNA is a trademark of Motorola, Inc.
MMC2107 – Rev. 2.0
MOTOROLA
For More Information On This Product,
Go to: www.freescale.com
© Motorola, Inc., 2000
Technical Data
3
Technical Data
Freescale Semiconductor, Inc.
Technical Data
4
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
List of Sections
MMC2107 – Rev. 2.0
MOTOROLA
Section 1. General Description . . . . . . . . . . . . . . . . . . . . 43
Section 2. System Memory Map . . . . . . . . . . . . . . . . . . . 51
Section 3. Chip Configuration Module (CCM) . . . . . . . . 89
Section 4. Signal Description. . . . . . . . . . . . . . . . . . . . . 107
Section 5. Reset Controller Module. . . . . . . . . . . . . . . . 129
Section 6. M•CORE M210 Central Processor
Unit (CPU) . . . . . . . . . . . . . . . . . . . . . . . . . . 143
Section 7. Interrupt Controller Module . . . . . . . . . . . . . 153
Section 8. Static Random-Access Memory
(SRAM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
Section 9. Non-Volatile Memory FLASH
(CMFR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179
Section 10. Clock Module . . . . . . . . . . . . . . . . . . . . . . . . 221
Section 11. Ports Module . . . . . . . . . . . . . . . . . . . . . . . . 247
Section 12. Edge Port Module (EPORT) . . . . . . . . . . . . 261
Section 13. Watchdog Timer Module . . . . . . . . . . . . . . 271
Section 14. Programmable Interrupt Timer
Modules (PIT1 and PIT2) . . . . . . . . . . . . . . 281
Section 15. Timer Modules (TIM1 and TIM2). . . . . . . . . 293
List of Sections
For More Information On This Product,
Go to: www.freescale.com
Technical Data
5
List of Sections
Freescale Semiconductor, Inc.
Section 16. Serial Communications Interface
Modules (SCI1 and SCI2) . . . . . . . . . . . . . . 329
Section 17. Serial Peripheral Interface
Module (SPI) . . . . . . . . . . . . . . . . . . . . . . . . 371
Section 18. Queued Analog-to-Digital
Converter (QADC) . . . . . . . . . . . . . . . . . . . . 399
Section 19. External Bus Interface Module (EBI) . . . . . 503
Section 20. Chip Select Module . . . . . . . . . . . . . . . . . . . 521
Section 21. JTAG Test Access Port and OnCE . . . . . . 533
Section 22. Electrical Specifications . . . . . . . . . . . . . . . 585
Section 23. Mechanical Specifications . . . . . . . . . . . . . 609
Section 24. Ordering Information . . . . . . . . . . . . . . . . . 615
Technical Data
6 List of Sections
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Table of Contents
Section 1. General Description
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Section 2. System Memory Map
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Address Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54
Section 3. Chip Configuration Module (CCM)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90
Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Single-Chip Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Emulation Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .91
Factory Access Slave Test (FAST) Mode . . . . . . . . . . . . . . 91
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .92
MMC2107 – Rev. 2.0
MOTOROLA Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
7
Table of Contents
Freescale Semiconductor, Inc.
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
Programming Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Chip Configuration Register . . . . . . . . . . . . . . . . . . . . . . . 94
Reset Configuration Register . . . . . . . . . . . . . . . . . . . . . . 97
Chip Identification Register . . . . . . . . . . . . . . . . . . . . . . . 99
Chip Test Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Reset Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
Chip Mode Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Boot Device Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Output Pad Strength Configuration . . . . . . . . . . . . . . . . . .105
Clock Mode Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
Internal FLASH Configuration . . . . . . . . . . . . . . . . . . . . . . 106
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Section 4. Signal Description
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Package Pinout Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
MMC2107 Specific Implementation Signal Issues . . . . . . . . .120
RSTOUT Signal Functions . . . . . . . . . . . . . . . . . . . . . . . . . 120
INT Signal Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .121
Reset Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Reset In (RESET) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Reset Out (RSTOUT). . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Phase-Lock Loop (PLL) and Clock Signals . . . . . . . . . . . . 122
External Clock In (EXTAL) . . . . . . . . . . . . . . . . . . . . . . .122
Crystal (XTAL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Clock Out (CLKOUT) . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Technical Data
8 Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
MMC2107 – Rev. 2.0
MOTOROLA
External Memory Interface Signals . . . . . . . . . . . . . . . . . .122
Data Bus (D[31:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Show Cycle Strobe (SHS) . . . . . . . . . . . . . . . . . . . . . . .123
Transfer Acknowledge (TA) . . . . . . . . . . . . . . . . . . . . . . 123
Transfer Error Acknowledge (TEA) . . . . . . . . . . . . . . . . 123
Emulation Mode Chip Selects (CSE[1:0]) . . . . . . . . . . . 123
Transfer Code (TC[2:0]) . . . . . . . . . . . . . . . . . . . . . . . . . 123
Read/Write (R/W). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
Address Bus (A[22:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Enable Byte (EB[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Chip Select (CS[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Output Enable (OE) . . . . . . . . . . . . . . . . . . . . . . . . . . . .124
Edge Port Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
External Interrupts (INT[7:6]) . . . . . . . . . . . . . . . . . . . . . 124
External Interrupts (INT[5:2]) . . . . . . . . . . . . . . . . . . . . . 124
External Interrupts (INT[1:0]) . . . . . . . . . . . . . . . . . . . . . 125
Serial Peripheral Interface Module Signals . . . . . . . . . . . . 125
Master Out/Slave In (MOSI). . . . . . . . . . . . . . . . . . . . . . 125
Master In/Slave Out (MISO). . . . . . . . . . . . . . . . . . . . . . 125
Serial Clock (SCK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Slave Select (SS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Serial Communications Interface Module Signals . . . . . . . 125
Receive Data (RXD1 and RXD2) . . . . . . . . . . . . . . . . . . 125
Transmit Data (TXD1 and TXD2). . . . . . . . . . . . . . . . . . 126
Timer Signals (ICOC1[3:0] and ICOC2[3:0]) . . . . . . . . . . . 126
Analog-to-Digital Converter Signals . . . . . . . . . . . . . . . . . . 126
) . . . . . . . . . . . . . . . . . 126
) . . . . . . . . . . . . . . . . . .126
) . . . . . . . . . . . . . . . . . . . . . . . . . 126
Debug and Emulation Support Signals . . . . . . . . . . . . . . . 127
Test Reset (TRST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Clock (TCLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Mode Select (TMS) . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Data Input (TDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Data Output (TDO). . . . . . . . . . . . . . . . . . . . . . . . . 127
Debug Event (DE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
9
Table of Contents
Freescale Semiconductor, Inc.
Technical Data
10
Test Signal (TEST). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128
Power and Ground Signals . . . . . . . . . . . . . . . . . . . . . . . . 128
Power for FLASH Erase/Program (V
Power and Ground for FLASH Array
) . . . . . . . . . . . . . . . . . . . . . . . . . . . .128
) . . . . . . . . . . . . . . . . . . . . . . . . . 128
). . . . . . . . . . . . . . . . . . . . . . . . . . . 128
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .128
Section 5. Reset Controller Module
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Reset Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .133
Reset Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Reset Test Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Reset Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
External Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Watchdog Timer Reset . . . . . . . . . . . . . . . . . . . . . . . . . 137
Loss of Clock Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .137
Loss of Lock Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Reset Control Flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Synchronous Reset Requests . . . . . . . . . . . . . . . . . . . . 138
Internal Reset Request . . . . . . . . . . . . . . . . . . . . . . . . . 140
Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Concurrent Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Reset Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Reset Status Flags. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
MMC2107 – Rev. 2.0
MOTOROLA
Section 6. M•CORE M210 Central
Processor Unit (CPU)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144
Microarchitecture Summary . . . . . . . . . . . . . . . . . . . . . . . . . . 145
Programming Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147
Data Format Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149
Operand Addressing Capabilities . . . . . . . . . . . . . . . . . . . . . . 150
Instruction Set Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
Section 7. Interrupt Controller Module
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Low-Power Mode Operation . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
External Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
Interrupt Control Register. . . . . . . . . . . . . . . . . . . . . . . . 157
Interrupt Status Register . . . . . . . . . . . . . . . . . . . . . . . . 159
Interrupt Force Registers . . . . . . . . . . . . . . . . . . . . . . . . 160
Interrupt Pending Register . . . . . . . . . . . . . . . . . . . . . . .162
Normal Interrupt Enable Register. . . . . . . . . . . . . . . . . . 163
Normal Interrupt Pending Register. . . . . . . . . . . . . . . . . 164
Fast Interrupt Enable Register . . . . . . . . . . . . . . . . . . . . 165
Fast Interrupt Pending Register . . . . . . . . . . . . . . . . . . .166
Priority Level Select Registers . . . . . . . . . . . . . . . . . . . . 167
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
Interrupt Sources and Prioritization . . . . . . . . . . . . . . . . . .168
Fast and Normal Interrupt Requests . . . . . . . . . . . . . . . . . 168
Autovectored and Vectored Interrupt Requests . . . . . . . . .169
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
11
Table of Contents
Freescale Semiconductor, Inc.
Technical Data
12
Interrupt Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
M•CORE Processor Configuration . . . . . . . . . . . . . . . . . 171
Interrupt Controller Configuration. . . . . . . . . . . . . . . . . . 171
Interrupt Source Configuration . . . . . . . . . . . . . . . . . . . . 172
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172
Section 8. Static Random-Access Memory (SRAM)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .175
Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176
) . . . . . . . . . . . . . . . . . . . . 176
Standby Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176
Reset Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
Section 9. Non-Volatile Memory FLASH (CMFR)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .182
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .182
Disabled Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
Glossary of Terms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185
Registers and Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . 186
Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .187
CMFR Module Configuration Register . . . . . . . . . . . . . .188
CMFR Module Test Register . . . . . . . . . . . . . . . . . . . . . 193
CMFR High-Voltage Control Register . . . . . . . . . . . . . . 196
Array Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .203
Read Page Buffers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203
Program Page Buffers . . . . . . . . . . . . . . . . . . . . . . . . . . 204
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
MMC2107 – Rev. 2.0
MOTOROLA
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
Master Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
Register Read and Write Operation . . . . . . . . . . . . . . . . . . 205
Array Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206
Program Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207
Program Margin Reads . . . . . . . . . . . . . . . . . . . . . . . . . 211
Programming Shadow Information. . . . . . . . . . . . . . . . . 212
Program Pulse-Width and Amplitude Modulation . . . . . 213
Overprogramming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213
Erasing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214
Erase Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215
Erase Margin Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . 218
Erasing Shadow Information Words. . . . . . . . . . . . . . . . 219
Erase Pulse Amplitude and Width Modulation . . . . . . . . . . 219
Emulation Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
Master Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .220
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
Section 10. Clock Module
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .223
Normal PLL Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
1:1 PLL Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
External Clock Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
Low-Power Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
Wait and Doze Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 223
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224
Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .225
EXTAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
XTAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
CLKOUT. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
13
Table of Contents
Freescale Semiconductor, Inc.
Technical Data
14
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
RSTOUT. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 226
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 226
Module Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 226
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
Synthesizer Control Register . . . . . . . . . . . . . . . . . . . . . 227
Synthesizer Status Register. . . . . . . . . . . . . . . . . . . . . . 230
Synthesizer Test Register . . . . . . . . . . . . . . . . . . . . . . .233
Synthesizer Test Register 2 . . . . . . . . . . . . . . . . . . . . . . 234
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
System Clock Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
System Clocks Generation. . . . . . . . . . . . . . . . . . . . . . . . . 236
PLL Lock Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 236
PLL Loss of Lock Conditions . . . . . . . . . . . . . . . . . . . . . 238
PLL Loss of Lock Reset . . . . . . . . . . . . . . . . . . . . . . . . . 238
Loss of Clock Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . 238
Alternate Clock Selection . . . . . . . . . . . . . . . . . . . . . . . . 239
Loss-of-Clock Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . .242
Clock Operation During Reset . . . . . . . . . . . . . . . . . . . . . . 243
PLL Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243
Phase and Frequency Detector (PFD). . . . . . . . . . . . . .245
Charge Pump/Loop Filter . . . . . . . . . . . . . . . . . . . . . . . . 245
Voltage Control Output (VCO) . . . . . . . . . . . . . . . . . . . . 246
Multiplication Factor Divider (MFD) . . . . . . . . . . . . . . . . 246
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 246
Section 11. Ports Module
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 247
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 248
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 249
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 249
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 251
Port Output Data Registers . . . . . . . . . . . . . . . . . . . . . . 251
Port Data Direction Registers. . . . . . . . . . . . . . . . . . . . . 252
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
Port Pin Data/Set Data Registers . . . . . . . . . . . . . . . . . 253
Port Clear Output Data Registers . . . . . . . . . . . . . . . . . 254
Port C/D Pin Assignment Register . . . . . . . . . . . . . . . . . 255
Port E Pin Assignment Register. . . . . . . . . . . . . . . . . . .256
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 257
Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 258
Port Digital I/O Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
Section 12. Edge Port Module (EPORT)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261
Low-Power Mode Operation . . . . . . . . . . . . . . . . . . . . . . . . . . 262
Wait and Doze Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . 262
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .263
Interrupt/General-Purpose I/O Pin Descriptions . . . . . . . . . . . 263
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 263
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 263
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 264
EPORT Pin Assignment Register . . . . . . . . . . . . . . . . . 264
EPORT Data Direction Register. . . . . . . . . . . . . . . . . . .266
Edge Port Interrupt Enable Register . . . . . . . . . . . . . . . 267
Edge Port Data Register . . . . . . . . . . . . . . . . . . . . . . . . 268
Edge Port Pin Data Register . . . . . . . . . . . . . . . . . . . . . 268
Edge Port Flag Register. . . . . . . . . . . . . . . . . . . . . . . . . 269
Section 13. Watchdog Timer Module
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 271
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 271
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Doze Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Debug Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 272
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
15
Table of Contents
Freescale Semiconductor, Inc.
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 273
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 273
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 274
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 274
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 274
Watchdog Control Register . . . . . . . . . . . . . . . . . . . . . . 275
Watchdog Modulus Register . . . . . . . . . . . . . . . . . . . . . 277
Watchdog Count Register . . . . . . . . . . . . . . . . . . . . . . .278
Watchdog Service Register . . . . . . . . . . . . . . . . . . . . . . 279
Section 14. Programmable Interrupt Timer Modules
(PIT1 and PIT2)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 282
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 282
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
Doze Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
Debug Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 283
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 283
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 284
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
PIT Control and Status Register . . . . . . . . . . . . . . . . . .285
PIT Modulus Register . . . . . . . . . . . . . . . . . . . . . . . . . . 288
PIT Count Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . 289
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 290
Set-and-Forget Timer Operation . . . . . . . . . . . . . . . . . . . . 290
Free-Running Timer Operation . . . . . . . . . . . . . . . . . . . . . 291
Timeout Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . .291
Interrupt Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 292
Technical Data
16 Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
MMC2107 – Rev. 2.0
MOTOROLA
Section 15. Timer Modules (TIM1 and TIM2)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 296
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297
Supervisor and User Modes . . . . . . . . . . . . . . . . . . . . . . . . 297
Run Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 297
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297
Wait, Doze, and Debug Modes . . . . . . . . . . . . . . . . . . . . . 297
Test Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297
Signal Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 298
ICOC[2:0] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 298
ICOC3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 298
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 298
Timer Input Capture/Output Compare
Select Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300
Timer Compare Force Register . . . . . . . . . . . . . . . . . . . . . 301
Timer Output Compare 3 Mask Register . . . . . . . . . . . . . . 302
Timer Output Compare 3 Data Register. . . . . . . . . . . . . . . 303
Timer Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 304
Timer System Control Register 1 . . . . . . . . . . . . . . . . . . . . 305
Timer Toggle-On-Overflow Register . . . . . . . . . . . . . . . . . 306
Timer Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . 307
Timer Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . 308
15.7.10 Timer Interrupt Enable Register . . . . . . . . . . . . . . . . . . . . . 309
15.7.11 Timer System Control Register 2 . . . . . . . . . . . . . . . . . . . . 310
15.7.12 Timer Flag Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 312
15.7.13 Timer Flag Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 313
15.7.14 Timer Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 314
15.7.15 Pulse Accumulator Control Register . . . . . . . . . . . . . . . . . 315
15.7.16 Pulse Accumulator Flag Register . . . . . . . . . . . . . . . . . . . . 317
15.7.17 Pulse Accumulator Counter Registers . . . . . . . . . . . . . . . . 318
15.7.18 Timer Port Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . 319
15.7.19 Timer Port Data Direction Register . . . . . . . . . . . . . . . . . .320
15.7.20 Timer Test Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
17
Table of Contents
Freescale Semiconductor, Inc.
Technical Data
18
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
Input Capture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .322
Pulse Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 323
Event Counter Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 323
Gated Time Accumulation Mode . . . . . . . . . . . . . . . . . .324
General-Purpose I/O Ports . . . . . . . . . . . . . . . . . . . . . . . . . 325
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 326
15.10.1 Timer Channel Interrupts (CxF) . . . . . . . . . . . . . . . . . . . . . 326
15.10.2 Pulse Accumulator Overflow (PAOVF). . . . . . . . . . . . . . . . 327
15.10.3 Pulse Accumulator Input (PAIF) . . . . . . . . . . . . . . . . . . . . . 327
15.10.4 Timer Overflow (TOF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327
Section 16. Serial Communications Interface Modules
(SCI1 and SCI2)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 329
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 330
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 331
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .333
Doze Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .333
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .333
Signal Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
RXD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
TXD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 334
SCI Baud Rate Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 336
SCI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . .337
SCI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . .340
SCI Status Register 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
SCI Status Register 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 344
SCI Data Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345
SCI Pullup and Reduced Drive Register . . . . . . . . . . . . . . 346
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
SCI Port Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .347
SCI Data Direction Register . . . . . . . . . . . . . . . . . . . . . . . . 348
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 349
Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 349
16.10 Baud Rate Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350
16.11 Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 351
16.11.1 Frame Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 352
16.11.2 Transmitting a Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353
16.11.3 Break Frames. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 355
16.11.4 Idle Frames . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 355
16.12 Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
16.12.1 Frame Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
16.12.2 Receiving a Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
16.12.3 Data Sampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 357
16.12.4 Framing Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 362
16.12.5 Baud Rate Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 362
Slow Data Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . 363
Fast Data Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . 364
16.12.6 Receiver Wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 365
Idle Input Line Wakeup (WAKE = 0) . . . . . . . . . . . . . . . 365
Address Mark Wakeup (WAKE = 1). . . . . . . . . . . . . . . . 365
16.13 Single-Wire Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 366
16.14 Loop Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 367
16.17.1 Transmit Data Register Empty . . . . . . . . . . . . . . . . . . . . . . 369
16.17.2 Transmission Complete . . . . . . . . . . . . . . . . . . . . . . . . . . . 369
16.17.3 Receive Data Register Full. . . . . . . . . . . . . . . . . . . . . . . . . 370
16.17.4 Idle Receiver Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 370
16.17.5 Overrun . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 370
MMC2107 – Rev. 2.0
MOTOROLA Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
19
Table of Contents
Freescale Semiconductor, Inc.
Technical Data
20
Section 17. Serial Peripheral Interface Module (SPI)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 371
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .373
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 373
Signal Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 374
MISO (Master In/Slave Out) . . . . . . . . . . . . . . . . . . . . . . . . 374
MOSI (Master Out/Slave In) . . . . . . . . . . . . . . . . . . . . . . . . 374
SCK (Serial Clock) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 375
SS (Slave Select) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 375
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 375
SPI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 376
SPI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 378
SPI Baud Rate Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 379
SPI Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 381
SPI Data Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 382
SPI Pullup and Reduced Drive Register . . . . . . . . . . . . . . 383
SPI Port Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .384
SPI Port Data Direction Register . . . . . . . . . . . . . . . . . . . . 385
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 386
Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387
Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387
Transmission Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . 388
Transfer Format When CPHA = 1 . . . . . . . . . . . . . . . . . 388
Transfer Format When CPHA = 0 . . . . . . . . . . . . . . . . . 390
SPI Baud Rate Generation. . . . . . . . . . . . . . . . . . . . . . . . . 393
Slave-Select Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 393
Bidirectional Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 394
Error Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .395
Write Collision Error . . . . . . . . . . . . . . . . . . . . . . . . . . . .395
Mode Fault Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 395
Low-Power Mode Options . . . . . . . . . . . . . . . . . . . . . . . . . 396
Run Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 396
Doze Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 396
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 396
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 397
17.10.1 SPI Interrupt Flag (SPIF) . . . . . . . . . . . . . . . . . . . . . . . . . . 397
17.10.2 Mode Fault (MODF) Flag . . . . . . . . . . . . . . . . . . . . . . . . . . 397
Section 18. Queued Analog-to-Digital
Converter (QADC)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 399
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 401
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 402
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 403
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .404
Debug Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 404
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .405
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 405
Port QA Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 406
Port QA Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . .406
Port QA Digital Input/Output Pins . . . . . . . . . . . . . . . . . 407
Port QB Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 407
Port QB Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . .407
Port QB Digital Input Pins . . . . . . . . . . . . . . . . . . . . . . .407
External Trigger Input Pins . . . . . . . . . . . . . . . . . . . . . . . . . 408
Multiplexed Address Output Pins . . . . . . . . . . . . . . . . . . . . 408
Multiplexed Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . 409
Voltage Reference Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . 409
Dedicated Analog Supply Pins . . . . . . . . . . . . . . . . . . . . . . 409
Memory Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 409
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 411
QADC Module Configuration Register . . . . . . . . . . . . . . . . 411
QADC Test Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 412
Port Data Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 412
Port QA Data Direction Register . . . . . . . . . . . . . . . . . . . . 414
MMC2107 – Rev. 2.0
MOTOROLA Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
21
Table of Contents
Freescale Semiconductor, Inc.
Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .416
Control Register 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 416
Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
QADC Control Register 2. . . . . . . . . . . . . . . . . . . . . . . . 422
Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .427
QADC Status Register 0 . . . . . . . . . . . . . . . . . . . . . . . . 427
QADC Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . 436
Conversion Command Word Table . . . . . . . . . . . . . . . . . .437
Result Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .441
Right-Justified Unsigned Result Register. . . . . . . . . . . . 441
Left-Justified Signed Result Register . . . . . . . . . . . . . . . 442
Left-Justified Unsigned Result Register . . . . . . . . . . . . . 442
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 443
QADC Bus Accessing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 443
External Multiplexing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 443
External Multiplexing Operation . . . . . . . . . . . . . . . . . . .443
Module Version Options. . . . . . . . . . . . . . . . . . . . . . . . . 444
External Multiplexed Address Configuration . . . . . . . . .446
Analog Subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 446
Analog-to-Digital Converter Operation . . . . . . . . . . . . . .446
Conversion Cycle Times . . . . . . . . . . . . . . . . . . . . . . . . 446
Channel Decode and Multiplexer . . . . . . . . . . . . . . . . . . 448
Sample Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .448
Digital-to-Analog Converter (DAC) Array . . . . . . . . . . . . 449
Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449
Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449
Successive-Approximation Register . . . . . . . . . . . . . . . 449
State Machine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .450
18.10 Digital Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .450
18.10.1 Queue Priority Timing Examples . . . . . . . . . . . . . . . . . . . . 450
Queue Priority . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .451
Queue Priority Schemes . . . . . . . . . . . . . . . . . . . . . . . . 453
18.10.2 Boundary Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 465
18.10.3 Scan Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 466
18.10.4 Disabled Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 467
18.10.5 Reserved Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 467
Technical Data
22 Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
MMC2107 – Rev. 2.0
MOTOROLA
18.10.6 Single-Scan Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 467
Software-Initiated Single-Scan Mode. . . . . . . . . . . . . . . 468
External Trigger Single-Scan Mode . . . . . . . . . . . . . . . . 469
External Gated Single-Scan Mode. . . . . . . . . . . . . . . . . 470
Interval Timer Single-Scan Mode. . . . . . . . . . . . . . . . . . 470
18.10.7 Continuous-Scan Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 472
Software-Initiated Continuous-Scan Mode. . . . . . . . . . . 473
External Trigger Continuous-Scan Mode . . . . . . . . . . . . 474
External Gated Continuous-Scan Mode . . . . . . . . . . . . 474
Periodic Timer Continuous-Scan Mode . . . . . . . . . . . . . 475
18.10.8 QADC Clock (QCLK) Generation . . . . . . . . . . . . . . . . . . . . 476
18.10.9 Periodic/Interval Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . .480
18.10.10 Conversion Command Word Table . . . . . . . . . . . . . . . . . .481
18.10.11 Result Word Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 485
18.11 Pin Connection Considerations . . . . . . . . . . . . . . . . . . . . . . .486
18.11.1 Analog Reference Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . .486
18.11.2 Analog Power Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 486
18.11.3 Conversion Timing Schemes . . . . . . . . . . . . . . . . . . . . . . .488
18.11.4 Analog Supply Filtering and Grounding . . . . . . . . . . . . . . . 490
18.11.5 Accommodating Positive/Negative Stress Conditions . . . .494
18.11.6 Analog Input Considerations . . . . . . . . . . . . . . . . . . . . . . .495
18.11.7 Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 497
Settling Time for the External Circuit . . . . . . . . . . . . . . . 498
Error Resulting from Leakage . . . . . . . . . . . . . . . . . . . . 499
18.12.1 Interrupt Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500
18.12.2 Interrupt Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .501
Section 19. External Bus Interface Module (EBI)
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 503
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 504
Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .505
Data Bus (D[31:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 506
Show Cycle Strobe (SHS) . . . . . . . . . . . . . . . . . . . . . . . . . 506
Transfer Acknowledge (TA) . . . . . . . . . . . . . . . . . . . . . . . . 506
Transfer Error Acknowledge (TEA) . . . . . . . . . . . . . . . . . .506
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
23
Table of Contents
Freescale Semiconductor, Inc.
Technical Data
24
Emulation Mode Chip Selects (CSE[1:0]) . . . . . . . . . . . . . 506
Transfer Code (TC[2:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . 506
Read/Write (R/W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
Address Bus (A[22:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
Enable Byte (EB[3:0]). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
19.3.10 Chip Selects (CS[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
19.3.11 Output Enable (OE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
19.3.12 Transfer Size (TSIZ[1:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . 507
19.3.13 Processor Status (PSTAT[3:0]) . . . . . . . . . . . . . . . . . . . . . 507
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 508
Operand Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 508
Enable Byte Pins (EB[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . 510
Bus Master Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 510
Read Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 511
State 1 (X1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 512
Optional Wait States (X2W) . . . . . . . . . . . . . . . . . . . . . . 512
State 2 (X2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 512
Write Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 513
State 1 (X1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 514
Optional Wait States (X2W) . . . . . . . . . . . . . . . . . . . . . . 514
State 2 (X2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 514
Bus Exception Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 516
Transfer Error Termination . . . . . . . . . . . . . . . . . . . . . . . . . 516
Transfer Abort Termination . . . . . . . . . . . . . . . . . . . . . . . . 516
Emulation Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 516
Emulation Chip-Selects (CSE[1:0]) . . . . . . . . . . . . . . . . . .516
Internal Data Transfer Display (Show Cycles) . . . . . . . . . . 517
Show Strobe (SHS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 518
19.10 Bus Monitor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 519
Section 20. Chip Select Module
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 521
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 521
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 522
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
MMC2107 – Rev. 2.0
MOTOROLA
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 523
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 524
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 524
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 524
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 525
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 530
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 531
Section 21. JTAG Test Access Port and OnCE
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 533
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 535
Top-Level Test Access Port (TAP) . . . . . . . . . . . . . . . . . . . . . 537
Test Clock (TCLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Test Mode Select (TMS) . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Test Data Input (TDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Test Data Output (TDO) . . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Test Reset (TRST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Debug Event (DE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Top-Level TAP Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . .540
Instruction Shift Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 541
EXTEST Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 541
IDCODE Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 542
SAMPLE/PRELOAD Instruction . . . . . . . . . . . . . . . . . . . . . 543
ENABLE_MCU_ONCE Instruction . . . . . . . . . . . . . . . . . . .543
HIGHZ Instruction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 544
CLAMP Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 544
BYPASS Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 544
IDCODE Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 545
Bypass Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 546
Boundary SCAN Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .546
Restrictions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 546
21.10 Non-Scan Chain Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . 547
21.11 Boundary Scan . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 547
21.12 Low-Level TAP (OnCE) Module . . . . . . . . . . . . . . . . . . . . . . .553
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
25
Table of Contents
Freescale Semiconductor, Inc.
Technical Data
26
21.13 Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .555
21.13.1 Debug Serial Input (TDI) . . . . . . . . . . . . . . . . . . . . . . . . . . 555
21.13.2 Debug Serial Clock (TCLK) . . . . . . . . . . . . . . . . . . . . . . . . 555
21.13.3 Debug Serial Output (TDO) . . . . . . . . . . . . . . . . . . . . . . . . 555
21.13.4 Debug Mode Select (TMS). . . . . . . . . . . . . . . . . . . . . . . . . 556
21.13.5 Test Reset (TRST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 556
21.13.6 Debug Event (DE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 556
21.14 Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 556
21.14.1 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 557
21.14.2 OnCE Controller and Serial Interface. . . . . . . . . . . . . . . . . 558
21.14.3 OnCE Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . 559
Internal Debug Request Input (IDR) . . . . . . . . . . . . . . . 559
CPU Debug Request (DBGRQ) . . . . . . . . . . . . . . . . . . .560
CPU Debug Acknowledge (DBGACK) . . . . . . . . . . . . . .560
CPU Breakpoint Request (BRKRQ). . . . . . . . . . . . . . . . 560
CPU Address, Attributes (ADDR, ATTR) . . . . . . . . . . . . 560
CPU Status (PSTAT) . . . . . . . . . . . . . . . . . . . . . . . . . . . 560
OnCE Debug Output (DEBUG) . . . . . . . . . . . . . . . . . . . 560
21.14.4 OnCE Controller Registers . . . . . . . . . . . . . . . . . . . . . . . . . 561
OnCE Command Register . . . . . . . . . . . . . . . . . . . . . . .561
OnCE Control Register . . . . . . . . . . . . . . . . . . . . . . . . . 564
OnCE Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . 568
21.14.5 OnCE Decoder (ODEC) . . . . . . . . . . . . . . . . . . . . . . . . . . . 570
21.14.6 Memory Breakpoint Logic. . . . . . . . . . . . . . . . . . . . . . . . . . 570
Memory Address Latch (MAL) . . . . . . . . . . . . . . . . . . . . 571
Breakpoint Address Base Registers . . . . . . . . . . . . . . . 571
21.14.7 Breakpoint Address Mask Registers . . . . . . . . . . . . . . . . . 571
Breakpoint Address Comparators . . . . . . . . . . . . . . . . . 572
Memory Breakpoint Counters . . . . . . . . . . . . . . . . . . . . 572
21.14.8 OnCE Trace Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 572
OnCE Trace Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . 573
Trace Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 574
21.14.9 Methods of Entering Debug Mode . . . . . . . . . . . . . . . . . . . 574
Debug Request During RESET . . . . . . . . . . . . . . . . . . .574
Debug Request During Normal Activity . . . . . . . . . . . . . 575
Debug Request During Stop, Doze, or Wait Mode . . . .575
Software Request During Normal Activity . . . . . . . . . . . 575
Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Table of Contents
21.14.10 Enabling OnCE Trace Mode . . . . . . . . . . . . . . . . . . . . . . .575
21.14.11 Enabling OnCE Memory Breakpoints. . . . . . . . . . . . . . . . . 576
21.14.12 Pipeline Information and Write-Back Bus Register . . . . . . 576
21.14.12.1 Program Counter Register . . . . . . . . . . . . . . . . . . . . . . .577
21.14.12.2 Instruction Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . 577
21.14.12.3 Control State Register . . . . . . . . . . . . . . . . . . . . . . . . . . 577
21.14.12.4 Writeback Bus Register . . . . . . . . . . . . . . . . . . . . . . . . . 579
21.14.12.5 Processor Status Register . . . . . . . . . . . . . . . . . . . . . . .579
21.14.13 Instruction Address FIFO Buffer (PC FIFO) . . . . . . . . . . . . 580
21.14.14 Reserved Test Control Registers . . . . . . . . . . . . . . . . . . . . 581
21.14.15 Serial Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 581
21.14.16 OnCE Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 582
21.14.17 Target Site Debug System Requirements . . . . . . . . . . . . . 582
21.14.18 Interface Connector for JTAG/OnCE Serial Port . . . . . . . . 582
Section 22. Electrical Specifications
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 585
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 585
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . 586
Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 587
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 587
Electrostatic Discharge (ESD) Protection . . . . . . . . . . . . . . . . 587
DC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . 588
PLL Electrical Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . 590
QADC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . .591
22.10 FLASH Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . .594
22.11 External Interface Timing Characteristics . . . . . . . . . . . . . . . . 596
22.12 Reset and Configuration Override Timing . . . . . . . . . . . . . . . 601
22.13 SPI Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 602
22.14 OnCE, JTAG, and Boundary Scan Timing . . . . . . . . . . . . . . . 605
MMC2107 – Rev. 2.0
MOTOROLA Table of Contents
For More Information On This Product,
Go to: www.freescale.com
Technical Data
27
Table of Contents
Freescale Semiconductor, Inc.
Section 23. Mechanical Specifications
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 609
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 609
Bond Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 610
Package Information for the 144-Pin LQFP . . . . . . . . . . . . . . 611
Package Information for the 100-Pin LQFP . . . . . . . . . . . . . . 611
144-Pin LQFP Mechanical Drawing . . . . . . . . . . . . . . . . . . . . 612
100-Pin LQFP Mechanical Drawing . . . . . . . . . . . . . . . . . . . . 613
Section 24. Ordering Information
Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 615
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 615
MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .615
Technical Data
28 Table of Contents
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
List of Figures
MMC2107 – Rev. 2.0
MOTOROLA
Figure
Title Page
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Address Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Register Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Chip Configuration Module Block Diagram . . . . . . . . . . . . . 92
Chip Configuration Register (CCR) . . . . . . . . . . . . . . . . . . .94
Reset Configuration Register (RCON) . . . . . . . . . . . . . . . . . 97
Chip Identification Register (CIR). . . . . . . . . . . . . . . . . . . . . 99
Chip Test Register (CTR). . . . . . . . . . . . . . . . . . . . . . . . . . 100
144-Pin LQFP Assignments . . . . . . . . . . . . . . . . . . . . . . . . 115
100-Pin LQFP Assignments . . . . . . . . . . . . . . . . . . . . . . . . 116
Reset Controller Block Diagram . . . . . . . . . . . . . . . . . . . . . 131
Reset Control Register (RCR) . . . . . . . . . . . . . . . . . . . . . . 133
Reset Status Register (RSR) . . . . . . . . . . . . . . . . . . . . . . .134
Reset Test Register (RTR). . . . . . . . . . . . . . . . . . . . . . . . . 135
Reset Control Flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
M•CORE Processor Block Diagram . . . . . . . . . . . . . . . . . . 145
Programming Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147
Data Organization in Memory. . . . . . . . . . . . . . . . . . . . . . .149
Data Organization in Registers . . . . . . . . . . . . . . . . . . . . . 149
Interrupt Controller Block Diagram . . . . . . . . . . . . . . . . . . .155
Interrupt Control Register (ICR) . . . . . . . . . . . . . . . . . . . . . 157
Interrupt Status Register (ISR) . . . . . . . . . . . . . . . . . . . . . . 159
Interrupt Force Register High (IFRH) . . . . . . . . . . . . . . . . . 160
Interrupt Force Register Low (IFRL). . . . . . . . . . . . . . . . . . 161
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Technical Data
29
List of Figures
Technical Data
30
Freescale Semiconductor, Inc.
Figure
Title Page
Interrupt Pending Register (IPR) . . . . . . . . . . . . . . . . . . . . 162
Normal Interrupt Enable Register (NIER) . . . . . . . . . . . . . .163
Normal Interrupt Pending Register (NIPR). . . . . . . . . . . . . 164
Fast Interrupt Enable Register (FIER) . . . . . . . . . . . . . . . . 165
Fast Interrupt Pending Register (FIPR) . . . . . . . . . . . . . . . 166
Priority Level Select Registers (PLSR0–PLSR39) . . . . . . . 167
CMFR 128-Kbyte Block Diagram . . . . . . . . . . . . . . . . . . . . 183
CMFR Array and Control Register Addressing . . . . . . . . .186
CMFR Module Configuration Register (CMFRMCR) . . . . .188
CMFR Module Test Register (CMFRMTR) . . . . . . . . . . . . 193
CMFR High-Voltage Control Register (CMFRCTL) . . . . . . 196
Pulse Status Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197
FLASH Programming Flowchart. . . . . . . . . . . . . . . . . . . . . 209
Program State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 210
FLASH Erasing Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . 216
Erase State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217
Clock Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . .224
Synthesizer Control Register (SYNCR) . . . . . . . . . . . . . . . 227
Synthesizer Status Register (SYNSR) . . . . . . . . . . . . . . . . 230
Synthesizer Test Register (SYNTR). . . . . . . . . . . . . . . . . . 233
Synthesizer Test Register 2 (SYNTR2) . . . . . . . . . . . . . . . 234
Lock Detect Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . .237
PLL Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 244
Crystal Oscillator Example . . . . . . . . . . . . . . . . . . . . . . . . . 244
Ports Module Block Diagram . . . . . . . . . . . . . . . . . . . . . . .248
Port Output Data Registers (PORTx) . . . . . . . . . . . . . . . . . 251
Port Data Direction Registers (DDRx) . . . . . . . . . . . . . . . . 252
Port Pin Data/Set Data Registers (PORTxP/SETx) . . . . . . 253
Port Clear Output Data Registers (CLRx) . . . . . . . . . . . . . 254
Port C, D, I7, and I6 Pin Assignment
Register (PCDPAR). . . . . . . . . . . . . . . . . . . . . . . . . . . .255
Port E Pin Assignment Register (PEPAR) . . . . . . . . . . . . . 256
List of Figures
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
List of Figures
MMC2107 – Rev. 2.0
MOTOROLA
Figure
Title Page
Digital Input Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
Digital Output Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
EPORT Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . .262
EPORT Pin Assignment Register (EPPAR) . . . . . . . . . . . . 264
EPORT Data Direction Register (EPDDR). . . . . . . . . . . . . 266
EPORT Port Interrupt Enable Register (EPIER) . . . . . . . . 267
EPORT Port Data Register (EPDR) . . . . . . . . . . . . . . . . . . 268
EPORT Port Pin Data Register (EPPDR) . . . . . . . . . . . . . 268
EPORT Port Flag Register (EPFR) . . . . . . . . . . . . . . . . . .269
Watchdog Timer Block Diagram. . . . . . . . . . . . . . . . . . . . . 273
Watchdog Control Register (WCR) . . . . . . . . . . . . . . . . . .275
Watchdog Modulus Register (WMR) . . . . . . . . . . . . . . . . . 277
Watchdog Count Register (WCNTR) . . . . . . . . . . . . . . . . . 278
Watchdog Service Register (WSR) . . . . . . . . . . . . . . . . . .279
PIT Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 282
PIT Control and Status Register (PCSR) . . . . . . . . . . . . . .285
PIT Modulus Register (PMR) . . . . . . . . . . . . . . . . . . . . . . .288
PIT Count Register (PCNTR) . . . . . . . . . . . . . . . . . . . . . . .289
Counter Reloading from the Modulus Latch. . . . . . . . . . . . 290
Counter in Free-Running Mode . . . . . . . . . . . . . . . . . . . . . 291
Timer Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 296
Timer Input Capture/Output Compare
Select Register (TIMIOS) . . . . . . . . . . . . . . . . . . . . . . .300
Timer Compare Force Register (TIMCFORC) . . . . . . . . . . 301
Timer Output Compare 3 Mask Register (TIMOC3M) . . . .302
Timer Output Compare 3 Data Register (TIMOC3D) . . . . .303
Timer Counter Register High (TIMCNTH) . . . . . . . . . . . . . 304
Timer Counter Register Low (TIMCNTL) . . . . . . . . . . . . . .304
Timer System Control Register (TIMSCR1) . . . . . . . . . . . . 305
Fast Clear Flag Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 306
15-10 Timer Toggle-On-Overflow Register (TIMTOV) . . . . . . . . .306
15-11 Timer Control Register 1 (TIMCTL1) . . . . . . . . . . . . . . . . . 307
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Technical Data
31
List of Figures
Technical Data
32
Freescale Semiconductor, Inc.
Figure Title Page
15-12 Timer Control Register 2 (TIMCTL2) . . . . . . . . . . . . . . . . . 308
15-13 Timer Interrupt Enable Register (TIMIE) . . . . . . . . . . . . . . 309
15-14 Timer System Control Register 2 (TIMSCR2) . . . . . . . . . . 310
15-15 Timer Flag Register 1 (TIMFLG1) . . . . . . . . . . . . . . . . . . . 312
15-16 Timer Flag Register 2 (TIMFLG2) . . . . . . . . . . . . . . . . . . . 313
15-17 Timer Channel [0:3] Register High (TIMCxH) . . . . . . . . . . 314
15-18 Timer Channel [0:3] Register Low (TIMCxL) . . . . . . . . . . . 314
15-19 Pulse Accumulator Control Register (TIMPACTL) . . . . . . . 315
15-20 Pulse Accumulator Flag Register (TIMPAFLG) . . . . . . . . .317
15-21 Pulse Accumulator Counter Register High
(TIMPACNTH) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 318
15-22 Pulse Accumulator Counter Register Low
(TIMPACNTL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .318
15-23 Timer Port Data Register (TIMPORT) . . . . . . . . . . . . . . . . 319
15-24 Timer Port Data Direction Register (TIMDDR) . . . . . . . . . . 320
15-25 Timer Test Register (TIMTST) . . . . . . . . . . . . . . . . . . . . . . 321
15-26 Channel 3 Output Compare/Pulse Accumulator Logic. . . . 324
SCI Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
SCI Baud Rate Register High (SCIBDH) . . . . . . . . . . . . . . 336
SCI Baud Rate Register Low (SCIBDL) . . . . . . . . . . . . . . . 336
SCI Control Register 1 (SCICR1) . . . . . . . . . . . . . . . . . . . . 337
SCI Control Register 2 (SCICR2) . . . . . . . . . . . . . . . . . . . . 340
SCI Status Register 1 (SCISR1) . . . . . . . . . . . . . . . . . . . . 342
SCI Status Register 2 (SCISR2) . . . . . . . . . . . . . . . . . . . . 344
SCI Data Register High (SCIDRH) . . . . . . . . . . . . . . . . . . .345
16-9 SCI Data Register Low (SCIDRL) . . . . . . . . . . . . . . . . . . . 345
16-10 SCI Pullup and Reduced Drive Register (SCIPURD). . . . .346
16-11 SCI Port Data Register (SCIPORT) . . . . . . . . . . . . . . . . . . 347
16-12 SCI Data Direction Register (SCIDDR) . . . . . . . . . . . . . . . 348
16-13 SCI Data Formats. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 349
16-14 Transmitter Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . 351
16-15 SCI Receiver Block Diagram . . . . . . . . . . . . . . . . . . . . . . .356
16-16 Receiver Data Sampling. . . . . . . . . . . . . . . . . . . . . . . . . . . 357
16-17 Start Bit Search Example 1 . . . . . . . . . . . . . . . . . . . . . . . . 359
16-18 Start Bit Search Example 2 . . . . . . . . . . . . . . . . . . . . . . . . 360
List of Figures
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
List of Figures
MMC2107 – Rev. 2.0
MOTOROLA
Figure Title Page
16-19 Start Bit Search Example 3 . . . . . . . . . . . . . . . . . . . . . . . . 360
16-20 Start Bit Search Example 4 . . . . . . . . . . . . . . . . . . . . . . . . 361
16-21 Start Bit Search Example 5 . . . . . . . . . . . . . . . . . . . . . . . . 361
16-22 Start Bit Search Example 6 . . . . . . . . . . . . . . . . . . . . . . . . 362
16-23 Slow Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 363
16-24 Fast Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 364
16-25 Single-Wire Operation (LOOPS = 1, RSRC = 1) . . . . . . . . 366
16-26 Loop Operation (LOOPS = 1, RSRC = 0) . . . . . . . . . . . . . 367
SPI Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 373
SPI Control Register 1 (SPICR1) . . . . . . . . . . . . . . . . . . . . 376
SPI Control Register 2 (SPICR2) . . . . . . . . . . . . . . . . . . . . 378
SPI Baud Rate Register (SPIBR) . . . . . . . . . . . . . . . . . . . . 379
SPI Status Register (SPISR) . . . . . . . . . . . . . . . . . . . . . . .381
SPI Data Register (SPIDR) . . . . . . . . . . . . . . . . . . . . . . . . 382
SPI Pullup and Reduced Drive Register (SPIPURD) . . . . .383
SPI Port Data Register (SPIPORT) . . . . . . . . . . . . . . . . . .384
17-9 SPI Port Data Direction Register (SPIDDR). . . . . . . . . . . . 385
17-10 Full-Duplex Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 386
17-11 SPI Clock Format 1 (CPHA = 1). . . . . . . . . . . . . . . . . . . . . 389
17-12 SPI Clock Format 0 (CPHA = 0). . . . . . . . . . . . . . . . . . . . . 391
17-13 Transmission Error Due to Master/Slave Clock Skew . . . .392
QADC Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 403
QADC Input and Output Signals . . . . . . . . . . . . . . . . . . . . 406
QADC Module Configuration Register (QADCMCR) . . . . .411
QADC Test Register (QADCTEST) . . . . . . . . . . . . . . . . . .412
QADC Port QA Data Register (PORTQA) . . . . . . . . . . . . . 413
QADC Port QB Data Register (PORTQB) . . . . . . . . . . . . . 413
QADC Port QA Data Direction Register (DDRQA). . . . . . . 415
QADC Control Register 0 (QACR0) . . . . . . . . . . . . . . . . . . 416
18-9 QADC Control Register 1 (QACR1) . . . . . . . . . . . . . . . . . . 419
18-10 QADC Control Register 2 (QACR2) . . . . . . . . . . . . . . . . . . 422
18-11 QADC Status Register 0 (QASR0) . . . . . . . . . . . . . . . . . . .427
18-12 Queue Status Transition. . . . . . . . . . . . . . . . . . . . . . . . . . . 435
18-13 QADC Status Register 1 (QASR1) . . . . . . . . . . . . . . . . . . .436
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Technical Data
33
List of Figures
Technical Data
34
Freescale Semiconductor, Inc.
Figure Title Page
18-14 Conversion Command Word Table (CCW) . . . . . . . . . . . . 437
18-15 Right-Justified Unsigned Result Register (RJURR) . . . . . . 441
18-16 Left-Justified Signed Result Register (LJSRR) . . . . . . . . .442
18-17 Left-Justified Unsigned Result Register (LJURR) . . . . . . . 442
18-18 External Multiplexing Configuration . . . . . . . . . . . . . . . . . .445
18-19 QADC Analog Subsystem Block Diagram . . . . . . . . . . . . . 447
18-20 Conversion Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 447
18-21 Bypass Mode Conversion Timing. . . . . . . . . . . . . . . . . . . . 448
18-22 QADC Queue Operation with Pause . . . . . . . . . . . . . . . . . 452
18-23 CCW Priority Situation 1. . . . . . . . . . . . . . . . . . . . . . . . . . . 455
18-24 CCW Priority Situation 2. . . . . . . . . . . . . . . . . . . . . . . . . . . 456
18-25 CCW Priority Situation 3. . . . . . . . . . . . . . . . . . . . . . . . . . . 457
18-26 CCW Priority Situation 4. . . . . . . . . . . . . . . . . . . . . . . . . . . 457
18-27 CCW Priority Situation 5. . . . . . . . . . . . . . . . . . . . . . . . . . . 458
18-28 CCW Priority Situation 6. . . . . . . . . . . . . . . . . . . . . . . . . . . 459
18-29 CCW Priority Situation 7. . . . . . . . . . . . . . . . . . . . . . . . . . . 459
18-30 CCW Priority Situation 8. . . . . . . . . . . . . . . . . . . . . . . . . . . 460
18-31 CCW Priority Situation 9. . . . . . . . . . . . . . . . . . . . . . . . . . . 460
18-32 CCW Priority Situation 10. . . . . . . . . . . . . . . . . . . . . . . . . . 461
18-33 CCW Priority Situation 11. . . . . . . . . . . . . . . . . . . . . . . . . . 461
18-34 CCW Freeze Situation 12. . . . . . . . . . . . . . . . . . . . . . . . . . 462
18-35 CCW Freeze Situation 13. . . . . . . . . . . . . . . . . . . . . . . . . . 462
18-36 CCW Freeze Situation 14. . . . . . . . . . . . . . . . . . . . . . . . . . 463
18-37 CCW Freeze Situation 15. . . . . . . . . . . . . . . . . . . . . . . . . . 463
18-38 CCW Freeze Situation 16. . . . . . . . . . . . . . . . . . . . . . . . . . 463
18-39 CCW Freeze Situation 17. . . . . . . . . . . . . . . . . . . . . . . . . . 464
18-40 CCW Freeze Situation 18. . . . . . . . . . . . . . . . . . . . . . . . . . 464
18-41 CCW Freeze Situation 19. . . . . . . . . . . . . . . . . . . . . . . . . . 464
18-42 QADC Clock Subsystem Functions . . . . . . . . . . . . . . . . . .477
18-43 QADC Clock Programmability Examples . . . . . . . . . . . . . .479
18-44 QADC Conversion Queue Operation . . . . . . . . . . . . . . . . . 482
18-45 Equivalent Analog Input Circuitry . . . . . . . . . . . . . . . . . . . . 487
18-46 Errors Resulting from Clipping . . . . . . . . . . . . . . . . . . . . . . 488
18-47 External Positive Edge Trigger Mode
Timing With Pause . . . . . . . . . . . . . . . . . . . . . . . . . . . . 489
18-48 Gated Mode, Single Scan Timing. . . . . . . . . . . . . . . . . . . . 491
List of Figures
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
List of Figures
MMC2107 – Rev. 2.0
MOTOROLA
Figure Title Page
18-49 Gated Mode, Continuous Scan Timing . . . . . . . . . . . . . . . 491
18-50 Star-Ground at the Point of Power Supply Origin. . . . . . . . 493
18-51 Input Pin Subjected to Negative Stress . . . . . . . . . . . . . . . 494
18-52 Input Pin Subjected to Positive Stress . . . . . . . . . . . . . . . . 494
18-53 External Multiplexing of Analog Signal Sources . . . . . . . . .496
18-54 Electrical Model of an A/D Input Pin. . . . . . . . . . . . . . . . . . 497
Read Cycle Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . 511
Write Cycle Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . 513
Master Mode — 1-Clock Read and Write Cycle. . . . . . . . .515
Master Mode — 2-Clock Read and Write Cycle. . . . . . . . .515
Internal (Show) Cycle Followed . . . . . . . . . . . . . . . . . . . . . . . .
by External 1-Clock Read . . . . . . . . . . . . . . . . . . . . . . .518
Chip Select Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . 523
Chip Select Control Register 0 (CSCR0) . . . . . . . . . . . . . .525
Chip Select Control Register 1 (CSCR1) . . . . . . . . . . . . . .526
Chip Select Control Register 2 (CSCR2) . . . . . . . . . . . . . .526
Chip Select Control Register 3 (CSCR3) . . . . . . . . . . . . . .527
Top-Level Tap Module and Low-Level (OnCE)
TAP Module. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 536
Top-Level TAP Controller State Machine . . . . . . . . . . . . . .540
IDCODE Register Bit Specification . . . . . . . . . . . . . . . . . .545
OnCE Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 553
Low-Level (OnCE) Tap Module Data Registers (DRs). . . . 554
OnCE Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .557
OnCE Controller and Serial Interface. . . . . . . . . . . . . . . . . 559
OnCE Command Register (OCMR) . . . . . . . . . . . . . . . . . . 562
OnCE Control Register (OCR) . . . . . . . . . . . . . . . . . . . . . . 564
21-10 OnCE Status Register (OSR) . . . . . . . . . . . . . . . . . . . . . . .568
21-11 OnCE Memory Breakpoint Logic . . . . . . . . . . . . . . . . . . . . 570
21-12 OnCE Trace Logic Block Diagram . . . . . . . . . . . . . . . . . . .573
21-13 CPU Scan Chain Register (CPUSCR) . . . . . . . . . . . . . . . . 576
List of Figures
For More Information On This Product,
Go to: www.freescale.com
Technical Data
35
List of Figures
Freescale Semiconductor, Inc.
Figure Title Page
21-14 Control State Register (CTL) . . . . . . . . . . . . . . . . . . . . . . .578
21-15 OnCE PC FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 580
versus Programming Time . . . . . . . . . . . . . . . . . . . . . 595
versus Programming Pulses . . . . . . . . . . . . . . . . . . . . 595
CLKOUT Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .597
Clock Read/Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . 598
Read/Write Cycle Timing with Wait States. . . . . . . . . . . . . 599
Show Cycle Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 600
RESET and Configuration Override Timing . . . . . . . . . . . . 601
SPI Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 603
Test Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 605
22-10 Boundary Scan (JTAG) Timing . . . . . . . . . . . . . . . . . . . . . 606
22-11 Test Access Port Timing . . . . . . . . . . . . . . . . . . . . . . . . . . 606
22-12 TRST Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 606
22-13 Debug Event Pin Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . 607
Technical Data
36 List of Figures
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
List of Tables
MMC2107 – Rev. 2.0
MOTOROLA
Table
Title Page
Register Address Location Map . . . . . . . . . . . . . . . . . . . . . . . 53
Signal Properties . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Write-Once Bits Read/Write Accessibility . . . . . . . . . . . . . . . . 93
Chip Configuration Module Memory Map . . . . . . . . . . . . . . . . 94
Chip Configuration Mode Selection . . . . . . . . . . . . . . . . . . . . 95
Bus Monitor Timeout Values . . . . . . . . . . . . . . . . . . . . . . . . . 97
Reset Configuration Pin States During Reset . . . . . . . . . . . 101
Configuration During Reset . . . . . . . . . . . . . . . . . . . . . . . . . 102
Chip Configuration Mode Selection . . . . . . . . . . . . . . . . . . . 103
3-9 Chip Select CS0 Configuration Encoding. . . . . . . . . . . . . . . 104
3-10 Boot Device Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
3-11 Output Pad Driver Strength Selection . . . . . . . . . . . . . . . . . 105
3-12 Clock Mode Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
3-13 Internal FLASH Configuration. . . . . . . . . . . . . . . . . . . . . . . . 106
Package Pinouts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
Signal Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Reset Controller Signal Properties . . . . . . . . . . . . . . . . . . . . 131
Reset Controller Module Memory Map. . . . . . . . . . . . . . . . . 132
Reset Source Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . .136
M•CORE Instruction Set . . . . . . . . . . . . . . . . . . . . . . . . . . . .150
Interrupt Controller Module Memory Map. . . . . . . . . . . . . . . 156
MASK Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158
Priority Select Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . .167
Fast Interrupt Vector Number . . . . . . . . . . . . . . . . . . . . . . . . 170
List of Tables
For More Information On This Product,
Go to: www.freescale.com
Technical Data
37
List of Tables
Technical Data
38
Freescale Semiconductor, Inc.
Table
Title Page
Vector Table Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
Interrupt Source Assignment . . . . . . . . . . . . . . . . . . . . . . . . 172
Non-Volatile Memory FLASH Memory Map . . . . . . . . . . . . . 187
Negative Voltage Modulation . . . . . . . . . . . . . . . . . . . . . . . . 194
Drain Amplitude Modulation (GDB = 0) . . . . . . . . . . . . . . . . 195
System Clock Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198
Clock Period Exponent and Pulse Width Range . . . . . . . . .199
Determining SCLKR[2:0], CLKPE[1:0],
and CLKPM[6:0] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200
Program Interlock State Descriptions . . . . . . . . . . . . . . . . . . 210
Results of Programming Margin Read . . . . . . . . . . . . . . . . . 212
Required Programming Algorithm . . . . . . . . . . . . . . . . . . . . 213
9-10 Erase Interlock State Descriptions . . . . . . . . . . . . . . . . . . . . 217
9-11 Required Erase Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . 219
10-1 Signal Properties . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
10-2 Clock Module Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . 226
10-3 System Frequency Multiplier of the Reference
Frequency in Normal PLL Mode . . . . . . . . . . . . . . . . . . . 228
10-4 STPMD[1:0] Operation in Stop Mode . . . . . . . . . . . . . . . . . . 230
10-5 System Clock Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 231
10-6 Clock-Out and Clock-In Relationships . . . . . . . . . . . . . . . . . 235
10-7 Loss of Clock Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . 239
10-8 Stop Mode Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 240
11-1 I/O Port Module Memory Map . . . . . . . . . . . . . . . . . . . . . . .250
11-2 PEPAR Reset Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 256
11-3 Ports A–I Supported Pin Functions . . . . . . . . . . . . . . . . . . . 258
12-1 Edge Port Module Memory Map. . . . . . . . . . . . . . . . . . . . . . 263
12-2 EPPAx Field Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 265
13-1 Watchdog Timer Module Memory Map . . . . . . . . . . . . . . . . 274
List of Tables
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
List of Tables
Table Title Page
14-1 Programmable Interrupt Timer Modules Memory Map . . . . .284
14-2 Prescaler Select Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . 286
14-3 PIT Interrupt Requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 292
15-1 Signal Properties . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 298
15-2 Timer Modules Memory Map . . . . . . . . . . . . . . . . . . . . . . . . 299
15-3 Output Compare Action Selection . . . . . . . . . . . . . . . . . . . . 307
15-4 Input Capture Edge Selection. . . . . . . . . . . . . . . . . . . . . . . . 308
15-5 Prescaler Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 311
15-6 Clock Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 316
15-7 TIMPORT I/O Function. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 325
15-8 Timer Interrupt Requests . . . . . . . . . . . . . . . . . . . . . . . . . . . 326
16-1 Signal Properties . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
16-2 Serial Communications Interface Module
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 335
16-3 SCI Normal, Loop, and Single-Wire Mode
Pin Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 338
16-4 Example Baud Rates (System Clock = 33 MHz) . . . . . . . . .350
16-5 Example 10-Bit and 11-Bit Frames. . . . . . . . . . . . . . . . . . . . 352
16-6 Start Bit Verification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 358
16-7 Data Bit Recovery. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .358
16-8 Stop Bit Recovery. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .359
16-9 SCI Port Control Summary . . . . . . . . . . . . . . . . . . . . . . . . . . 368
16-10 SCI Interrupt Request Sources. . . . . . . . . . . . . . . . . . . . . . .369
17-1 Signal Properties . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 374
17-2 SPI Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 375
17-3 SS Pin I/O Configurations. . . . . . . . . . . . . . . . . . . . . . . . . . . 377
17-4 Bidirectional Pin Configurations . . . . . . . . . . . . . . . . . . . . . . 378
17-5 SPI Baud Rate Selection (33-MHz Module Clock) . . . . . . . . 380
17-6 SPI Port Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .384
17-7 Normal Mode and Bidirectional Mode . . . . . . . . . . . . . . . . . 394
17-8 SPI Interrupt Request Sources. . . . . . . . . . . . . . . . . . . . . . .397
MMC2107 – Rev. 2.0
MOTOROLA List of Tables
For More Information On This Product,
Go to: www.freescale.com
Technical Data
39
List of Tables
Technical Data
40
Freescale Semiconductor, Inc.
Table Title Page
18-1 Multiplexed Analog Input Channels . . . . . . . . . . . . . . . . . . . 409
18-2 QADC Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 410
18-3 Prescaler Clock High Times . . . . . . . . . . . . . . . . . . . . . . . . . 417
18-4 Prescaler Clock Low Times . . . . . . . . . . . . . . . . . . . . . . . . . 418
18-5 Queue 1 Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 420
18-6 Queue 2 Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 423
18-7 Pause Response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 429
18-8 Queue Status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 433
18-9 Input Sample Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 439
18-12 Analog Input Channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 444
18-13 Trigger Events . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 454
18-14 Status Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 454
18-15 QADC Clock Programmability . . . . . . . . . . . . . . . . . . . . . . .479
18-16 External Circuit Settling Time to 1/2 LSB
(10-Bit Conversions) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 499
18-17 Error Resulting From Input Leakage (I
) . . . . . . . . . . . . . . 500
18-18 QADC Status Flags and Interrupt Sources. . . . . . . . . . . . . .500
19-1 Signal Properties . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 505
19-2 Data Transfer Cases . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 509
19-3 EB[3:0] Assertion Encoding . . . . . . . . . . . . . . . . . . . . . . . . . 510
19-4 Emulation Mode Chip-Select Summary . . . . . . . . . . . . . . . . 517
20-1 Signal Properties . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 524
20-2 Chip Select Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . 524
20-3 Chip Select Wait States Encoding . . . . . . . . . . . . . . . . . . . . 529
20-4 Chip Select Address Range Encoding . . . . . . . . . . . . . . . . . 531
21-1 JTAG Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .542
21-2 List of Pins Not Scanned in JTAG Mode . . . . . . . . . . . . . . . 548
21-3 Boundary-Scan Register Definition . . . . . . . . . . . . . . . . . . . 549
21-4 OnCE Register Addressing . . . . . . . . . . . . . . . . . . . . . . . . . 563
List of Tables
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
List of Tables
Table Title Page
21-5 Sequential Control Field Settings . . . . . . . . . . . . . . . . . . . . . 565
21-6 Memory Breakpoint Control Field Settings . . . . . . . . . . . . . .567
21-7 Processor Mode Field Settings. . . . . . . . . . . . . . . . . . . . . . .569
22-1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . 586
22-2 Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 587
22-3 ESD Protection Characteristics . . . . . . . . . . . . . . . . . . . . . . 587
22-4 DC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . 588
22-5 PLL Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . 590
22-6 QADC Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . 591
22-7 QADC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . 592
22-8 QADC Conversion Specifications. . . . . . . . . . . . . . . . . . . . . 593
22-9 FLASH Program and Erase Characteristics . . . . . . . . . . . . . 594
22-10 FLASH EEPROM Module Life Characteristics . . . . . . . . . . . 594
22-11 External Interface Timing Characteristics. . . . . . . . . . . . . . . 596
22-12 Reset and Configuration Override Timing . . . . . . . . . . . . . . 601
22-13 SPI Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 602
22-14 OnCE, JTAG, and Boundary Scan Timing . . . . . . . . . . . . . .605
24-1 MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 615
MMC2107 – Rev. 2.0
MOTOROLA List of Tables
For More Information On This Product,
Go to: www.freescale.com
Technical Data
41
List of Tables
Freescale Semiconductor, Inc.
Technical Data
42 List of Tables
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 1. General Description
1.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
1.2 Introduction
The MMC2107 is the first member of a family of general-purpose microcontrollers (MCU) based on the M•CORE™ M210 central processor unit (CPU).
As a low-voltage part, the MMC2107 operates at voltages between
2.7 volts and 3.6 volts. It is particularly suited for use in battery-powered applications. The operating frequency is up to a maximum of 33 MHz over a temperature range of –40
°
C to 85
°
C.
Available packages are 100-pin low-profile quad flat pack (LQFP) or a 144-pin LQFP for applications requiring the full external memory interface support or a large number of general-purpose inputs/outputs
(GPIO).
MMC2107 – Rev. 2.0
MOTOROLA
™M•CORE is a trademark of Motorola, Inc.
General Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
43
General Description
Freescale Semiconductor, Inc.
1.3 Features
Features of the MMC2107 include:
• M•CORE M210 integer processor:
– 32-bit reduced instruction set computer (RISC) architecture
– Low power and high performance
• OnCE™ debug support
• On-chip 128-Kbyte FLASH:
– Motorola’s one transistor, CDR MoneT
(1)
FLASH bit cell
– Page mode (2111) read access
– External V
PP
required for programming
– 16-K block size
• On-chip, 8-Kbyte static random-access memory (SRAM):
– One clock per access (including bytes, half-words, and words)
– Byte, half-word (16 bits), and word (32 bits) read/write accesses
– Standby power supply support
• Serial peripheral interface (SPI):
– Master mode and slave mode
– Wired-OR mode
– Slave select output
– Mode fault error flag with CPU interrupt capability
– Double-buffered operation
– Serial clock with programmable polarity and phase
– Control of SPI operation during wait mode
– Reduced drive control
Technical Data
44
™OnCE is a trademark of Motorola, Inc.
1. CDR MoneT designates the Motorola one-transistor bitcell.
General Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
General Description
Features
• Two serial communications interfaces (SCI):
– Full-duplex operation
– Standard mark/space non-return-to-zero (NRZ) format
– 13-bit baud rate selection
– Programmable 8-bit or 9-bit data format
– Separately enabled transmitter and receiver
– Separate receiver and transmitter CPU interrupt requests
– Programmable transmitter output polarity
– Two receiver wakeup methods (idle line and address mark)
– Interrupt-driven operation with eight flags
– Receiver framing error detection
– Hardware parity checking
– 1/16 bit-time noise detection
– General-purpose input/output port
• Two timers:
– Four 16-bit input capture/output compare channels
– 16-bit architecture
– 16-bit pulse accumulator
– Pulse widths variable from microseconds to seconds
– Prescaler
– Toggle-on-overflow feature for pulse-width modulator (PWM) generation
– Timer port pullups enabled on reset
• Queued analog-to-digital converter (QADC):
– Eight analog input channels
– 10-bit resolution ±2 counts accuracy
– Minimum 7
µ s conversion time
– Internal sample and hold
– Programmable input sample time for various source impedances
– Two conversion command queues with a total of 64 entries
– Subqueues possible using pause mechanism
– Queue complete and pause software interrupts available on both queues
General Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
45
General Description
Freescale Semiconductor, Inc.
– Queue pointers indicate current location for each queue
– Automated queue modes initiated by:
External edge trigger and gated trigger
Periodic/interval timer, within queued analog-to-digital converter (QADC) module {queue1 and queue2}
Software command
– Single-scan or continuous-scan of queues
– Output data readable in three formats:
Right-justified unsigned
Left-justified signed
Left-justified unsigned
– Unused analog channels can be used as digital input/output
(I/O)
– Minimum pin set configuration implemented
• Interrupt controller:
– Up to 40 interrupt sources
– 32 unique programmable priority levels for each interrupt source
– Independent enable/disable of pending interrupts based on priority level
– Select normal or fast interrupt request for each priority level
– Fast interrupt requests always have priority over normal interrupts.
– Ability to mask interrupts at and below a defined priority level
– Ability to select between autovectored or vectored interrupt requests
– Vectored interrupts generated based on priority level
– Ability to generate a separate vector number for normal and fast interrupts
– Ability for software to self-schedule interrupts
– Software visibility of pending interrupts and interrupt signals to core
– Asynchronous operation to support wakeup from low-power modes
Technical Data
46 General Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
General Description
Features
• External interrupts supported:
– Rising/falling edge select
– Low-level sensitive
– Ability for software generation of external interrupt event
– General-purpose input/output support
• Periodic interval timer:
– 16-bit counter
– Selectable as free running or count down
• Watchdog timer:
– 16-bit counter
– Low-power mode support
• Phase-lock loop (PLL):
– Reference crystal from 2 to 10 MHz
– Low-power modes supported
– Separate clock-out signal
• Reset:
– Separate reset in and reset out signals
– Six sources of reset:
Power-on reset (POR)
External
Software
Watchdog
Loss of clock
Loss of lock
– Status flag indication of source of last reset
• Chip configurations:
– Support for single-chip, master, emulation, and test modes
– System configuration during reset
– Bus monitor
– Configurable output pad drive strength control
MMC2107 – Rev. 2.0
MOTOROLA General Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
47
General Description
Freescale Semiconductor, Inc.
• General-purpose input/output (GPIO):
– Up to 72 bits of GPIO
– Coherent 32-bit control
– Bit manipulation supported via set/clear functions
– Unused peripheral pins may be used as extra GPIO.
– Reduced drive control
• M•CORE to IPbus interface:
– Complete interfacing between the M•CORE bus and the IPbus peripheral bus
– Minimum of three clocks for peripheral bus access
– Data alignment and data width conversion between the
M•CORE 32-bit data bus and the IPbus peripheral data buses
• External interface:
– Provides for direct support of asynchronous random-access memory (RAM), read-only memory (ROM), and FLASH
– Support interfacing to 16-bit and 32-bit data buses
– 32-bit external bidirectional data bus
– 23-bit address bus
– Four chip selects
– Byte/write enables
– Ability to boot from internal or external memories
– Internal bus activity is visible via show-cycle mode
– Special chip selects support replacement of GPIO with external logic (port replacement logic)
– Emulation of internal page mode FLASH support
• Joint Test Action Group (JTAG) support for system-level board testing
1.4 Block Diagram
The basic structure of the MMC2107 is shown in
.
Technical Data
48 General Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
General Description
Block Diagram
INT[7:0]
JTAG
TAP
SRAM
8-KBYTE
FLASH
128-KBYTE
OnCE
M•CORE
(M210)
INTERRUPT
CONTROLLER
EDGE
PORT
TIM1 TIM2
M•CORE BUS
IPBUS
INTERFACE
PROGRAMMABLE
INTERVAL
TIMER 1
PROGRAMMABLE
INTERVAL
TIMER 2
WATCHDOG
TIMER
OSC/PLL
IPBUS
SCI1 SCI2 SPI
POR
RESET
ADC
V
SS
x 8
V
DD
x 8
V
PP
V
DDF
, V
SSF
D[31:0]
A[22:0]
R/W
EB[3:0]
CS[3:0]
TC[2:0]
SHS
CSE[1:0]
TA
TEA
OE
TEST
EXTAL
XTAL
CLKOUT
V
DDSYN
V
SSSYN
RESET
RSTOUT
V
RL
, V
RH
V
DDA
, V
SSA
V
DDH
Figure 1-1. Block Diagram
MMC2107 – Rev. 2.0
MOTOROLA General Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
49
General Description
Freescale Semiconductor, Inc.
Technical Data
50 General Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 2. System Memory Map
2.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Address Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .54
2.2 Introduction
The address map, shown in
, includes:
• 128 Kbytes of internal FLASH
• 8 Kbytes of internal static random-access memory (SRAM)
• Internal memory mapped registers
• External address space
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
51
System Memory Map
Freescale Semiconductor, Inc.
2.3 Address Map
EXTERNAL MEMORY
0x8000_0000
REGISTERS
0x00c0_0000
0x0080_0000
INTERNAL SRAM
8 KBYTES
INTERNAL FLASH
128 KBYTES
0
Figure 2-1. Address Map
Technical Data
52 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Address Map
Table 2-1. Register Address Location Map
(1)
Base Address (Hex) Usage
0x00c0_0000
0x00c1_0000
0x00c2_0000
0x00c3_0000
0x00c4_0000
0x00c5_0000
0x00c6_0000
0x00c7_0000
0x00c8_0000
0x00c9_0000
0x00ca_0000
0x00cb_0000
0x00cc_0000
0x00cd_0000
0x00ce_0000
Ports
(2)
(PORTS)
Chip configuration (CCM)
Chip selects (CS)
Clocks (CLOCK)
Reset (RESET)
Interrupt controller (INTC)
Edge port (EPORT)
Watchdog timer (WDT)
Programmable interrupt timer 1 (PIT1)
Programmable interrupt timer 2 (PIT2)
Queued analog-to-digital converter (QADC)
Serial peripheral interface (SPI)
Serial communications interface 1 (SCI1)
Serial communications interface 2 (SCI2)
Timer 1 (TIM1)
0x00cf_0000
0x00d0_0000
Timer 2 (TIM2)
FLASH registers (CMFR)
1. See module sections for details of how much of each block is being decoded. Accesses to addresses outside the module memory maps (and also the reserved area
0x00d1_0000–0x7fff_ffff) will not be responded to and will result in a bus monitor transfer error exception.
2. The port register space is mirrored/repeated in the 64-Kbyte block. This allows the full
64-Kbyte block to be decoded and used to execute an external access to a port replacement unit in emulation mode.
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
53
System Memory Map
Freescale Semiconductor, Inc.
2.4 Register Map
Address
Ports (PORTS)
Register Name
0x00c0_0000
0x00c0_0001
0x00c0_0002
0x00c0_0003
0x00c0_0004
0x00c0_0005
0x00c0_0006
Bit Number
Bit 7 6 5 4 3 2 1 Bit 0
Port A Output Data
Register (PORTA)
Read:
Write:
Reset:
PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0
1 1 1 1 1 1 1 1
Bit 7 6 5 4 3 2 1 Bit 0
Port B Output Data
Register (PORTB)
Read:
Write:
Reset:
PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0
1 1 1 1 1 1 1 1
Bit 7 6 5 4 3 2 1 Bit 0
Port C Output Data
Register (PORTC)
Read:
Write:
Reset:
PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0
1 1 1 1 1 1 1 1
Bit 7 6 5 4 3 2 1 Bit 0
Port D Output Data
Register (PORTD)
Read:
Write:
Reset:
PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0
1 1 1 1 1 1 1 1
Bit 7 6 5 4 3 2 1 Bit 0
Port E Output Data
Register (PORTE)
Read:
Write:
Reset :
PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0
1 1 1 1 1 1 1 1
Bit 7 6 5 4 3 2 1 Bit 0
Port F Output Data
Register (PORTF)
Read:
Write:
Reset:
PORTF7 PORTF6 PORTF5 PORTF4 PORTF3 PORTF2 PORTF1 PORTF0
1 1 1 1 1 1 1 1
Bit 7 6 5 4 3 2 1 Bit 0
Port G Output Data
Register (PORTG)
Read:
Write:
Reset:
PORTG7 PORTG6 PORTG5 PORTG4 PORTG3 PORTG2 PORTG1 PORTG0
1 1 1 1 1 1 1 1
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 1 of 34)
Technical Data
54 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c0_0007
0x00c0_0008
0x00c0_0009
↓
0x00c0_000b
0x00c0_000c
0x00c0_000d
0x00c0_000e
0x00c0_000f
0x00c0_0010
Register Name Bit Number
Bit 7 6 5 4 3 2 1 Bit 0
Port H Output Data
Register (PORTH)
Read:
Write:
Reset:
PORTH7 PORTH6 PORTH5 PORTH4 PORTH3 PORTH2 PORTH1 PORTH0
1 1 1 1 1 1 1 1
Bit 7 6 5 4 3 2 1 Bit 0
Port I Output Data
Register (PORTI)
Read:
Write:
Reset:
PORTI7 PORTI6 PORTI5 PORTI4 PORTI3 PORTI2 PORTI1 PORTI0
1
Bit 7
1
6
1
5
1
4
1
3
1
2
1
1
1
Bit 0
Reserved
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
Bit 7
Port A Data Direction
Register (DDRA)
Read:
Write:
Reset:
DDRA7
0
Bit 7
Port B Data Direction
Register (DDRB)
Read:
Write:
Reset:
DDRB7
0
Bit 7
Port C Data Direction
Register (DDRC)
Read:
Write:
Reset:
DDRC7
0
Bit 7
6
DDRA6
0
6
DDRB6
0
6
DDRC6
0
6
5
DDRA5
0
5
DDRB5
0
5
DDRC5
0
5
4
DDRA4
0
4
DDRB4
0
4
DDRC4
0
4
3
DDRA3
0
3
DDRB3
0
3
DDRC3
0
3
2
DDRA2
0
2
DDRB2
0
2
DDRC2
0
2
1
DDRA1
0
1
DDRB1
0
1
DDRC1
0
1
Bit 0
DDRA0
0
Bit 0
DDRB0
0
Bit 0
DDRC0
0
Bit 0
Port D Data Direction
Register (DDRD)
Read:
Write:
Reset:
DDRD7
0
Bit 7
DDRD6
0
6
DDRD5
0
5
DDRD4
0
4
DDRD3
0
3
DDRD2
0
2
DDRD1
0
1
DDRD0
0
Bit 0
Port E Data Direction
Register (DDRE)
Read:
Write:
Reset:
DDRE7
0
DDRE6
0
DDRE5
0
DDRE4
0
DDRE3
0
DDRE2
0
DDRE1
0
DDRE0
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 2 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
55
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00c0_0011
0x00c0_0012
0x00c0_0013
0x00c0_0014
0x00c0_0015
↓
0x00c0_0017
0x00c0_0018
0x00c0_0019
0x00c0_001a
Register Name
Bit 7
Port F Data Direction
Register (DDRF)
Read:
Write:
Reset:
DDRF7
0
Bit 7
Port G Data Direction
Register (DDRG)
Read:
Write:
Reset:
DDRG7
0
Bit 7
6
DDRF6
0
6
DDRG6
0
6
5
DDRF5
0
5
DDRG5
0
5
4
0
4
0
4
Bit Number
DDRF4
DDRG4
3
DDRF3
0
3
DDRG3
0
3
2
DDRF2
0
2
DDRG2
0
2
1
DDRF1
0
1
DDRG1
0
1
Bit 0
DDRF0
0
Bit 0
DDRG0
0
Bit 0
Port H Data Direction
Register (DDRH)
Read:
Write:
Reset:
DDRH7
0
Bit 7
DDRH6
0
6
DDRH5
0
5
DDRH4
0
4
DDRH3
0
3
DDRH2
0
2
DDRH1
0
1
DDRH0
0
Bit 0
Port I Data Direction
Register (DDRI)
Read:
Write:
Reset:
DDRI7
0
Bit 7
DDRI6
0
6
DDRI5
0
5
DDRI4
0
4
DDRI3
0
3
DDRI2
0
2
DDRI1
0
1
DDRI0
0
Bit 0
Reserved
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
Bit 7 6 5 4 3 2 1 Bit 0
Port A Pin Data/Set
Data Register
(PORTAP/SETA)
Read: PORTAP7 PORTAP6 PORTAP5 PORTAP4 PORTAP3 PORTAP2 PORTAP1 PORTAP0
Write:
Reset:
SETA7
P
SETA6
P
SETA5
P
SETA4
P
SETA3
P
SETA2
P
SETA1
P
SETA0
P
Bit 7 6 5 4 3 2 1 Bit 0
Port B Pin Data/Set
Data Register
(PORTBP/SETB)
Read: PORTBP7 PORTBP6 PORTBP5 PORTBP4 PORTBP3 PORTBP2 PORTBP1 PORTBP0
Write:
Reset:
SETB7
P
SETB6
P
SETB5
P
SETB4
P
SETB3
P
SETB2
P
SETB1
P
SETB0
P
Bit 7 6 5 4 3 2 1 Bit 0
Port C Pin Data/Set
Data Register
(PORTCP/SETC)
Read: PORTCP7 PORTCP6 PORTCP5 PORTCP4 PORTCP3 PORTCP2 PORTCP1 PORTCP0
Write:
Reset:
SETC7
P
SETC6
P
SETC5
P
SETC4
P
SETC3
P
SETC2
P
SETC1
P
SETC0
P
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 3 of 34)
Technical Data
56 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c0_001b
0x00c0_001c
0x00c0_001d
0x00c0_001e
0x00c0_001f
0x00c0_0020
0x00c0_0021
↓
0x00c0_0023
0x00c0_0024
Register Name Bit Number
Bit 7 6 5 4 3 2 1 Bit 0
Port D Pin Data/Set
Data Register
(PORTDP/SETD)
Read: PORTDP7 PORTDP6 PORTDP5 PORTDP4 PORTDP3 PORTDP2 PORTDP1 PORTDP0
Write:
Reset:
SETD7
P
SETD6
P
SETD5
P
SETD4
P
SETD3
P
SETD2
P
SETD1
P
SETD0
P
Bit 7 6 5 4 3 2 1 Bit 0
Port E Pin Data/Set
Data Register
(PORTEP/SETE)
Read: PORTEP7 PORTEP6 PORTEP5 PORTEP4 PORTEP3 PORTEP2 PORTEP1 PORTEP0
Write:
Reset:
SETE7
P
SETE6
P
SETE5
P
SETE4
P
SETE3
P
SETE2
P
SETE1
P
SETE0
P
Bit 7 6 5 4 3 2 1 Bit 0
Port F Pin Data/Set
Data Register
(PORTFP/SETF)
Read: PORTFP7 PORTFP6 PORTFP5 PORTFP4 PORTFP3 PORTFP2 PORTFP1 PORTFP0
Write:
Reset:
SETF7
P
SETF6
P
SETF5
P
SETF4
P
SETF3
P
SETF2
P
SETF1
P
SETF0
P
Bit 7 6 5 4 3 2 1 Bit 0
Port G Pin Data/Set
Data Register
(PORTGP/SETG)
Read: PORTGP7 PORTGP6 PORTGP5 PORTGP4 PORTGP3 PORTGP2 PORTGP1 PORTGP0
Write:
Reset:
SETG7
P
SETG6
P
SETG5
P
SETG4
P
SETG3
P
SETG2
P
SETG1
P
SETG0
P
Bit 7 6 5 4 3 2 1 Bit 0
Port H Pin Data/Set
Data Register
(PORTHP/SETH)
Read: PORTHP7 PORTHP6 PORTHP5 PORTHP4 PORTHP3 PORTHP2 PORTHP1 PORTHP0
Write:
Reset:
SETH7
P
SETH6
P
SETH5
P
SETH4
P
SETH3
P
SETH2
P
SETH1
P
SETH0
P
Bit 7 6 5 4 3 2 1 Bit 0
Port I Pin Data/Set
Data Register
(PORTIP/SETI)
Read: PORTIP7
Write:
Reset:
SETI7
P
PORTIP6
SETI6
P
PORTIP5
SETI5
P
PORTIP4
SETI4
P
PORTIP3
SETI3
P
PORTIP2
SETI2
P
PORTIP1
SETI1
P
PORTIP0
SETI0
P
Bit 7 6 5 4 3 2 1 Bit 0
Reserved
Port A Clear Output
Data Register (CLRA)
Read:
Write:
Reset:
Bit 7
0
CLRA7
0
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
6
0
CLRA6
0
5
0
CLRA5
0
4
0
CLRA4
0
3
0
CLRA3
0
2
0
CLRA2
0
1
0
CLRA1
0
Bit 0
0
CLRA0
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 4 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
57
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00c0_0025
0x00c0_0026
0x00c0_0027
0x00c0_0028
0x00c0_0029
0x00c0_002a
0x00c0_002b
Register Name
Bit 7
Port B Clear Output
Data Register (CLRB)
Read:
Write:
Reset:
0
CLRB7
0
Bit 7
Port C Clear Output
Data Register (CLRC)
Read:
Write:
Reset:
0
CLRC7
0
Bit 7
Port D Clear Output
Data Register (CLRD)
Read:
Write:
Reset:
0
CLRD7
0
Bit 7
Port E Clear Output
Data Register (CLRE)
Read:
Write:
Reset:
0
CLRE7
0
Bit 7
Port F Clear Output
Data Register (CLRF)
Read:
Write:
Reset:
0
CLRF7
0
Bit 7
Port G Clear Output
Data Register (CLRG)
Read:
Write:
Reset:
0
CLRG7
0
Bit 7
Port H Clear Output
Data Register (CLRH)
Read:
Write:
Reset:
0
CLRH7
0
0
CLRD6
0
6
0
CLRE6
6
0
CLRB6
0
6
0
CLRC6
0
6
0
6
0
CLRF6
0
6
0 0
CLRG6 CLRG5
0 0
6
0
CLRH6
0
5
0
CLRH5
0
0
5
0
CLRF5
0
5
0
CLRD5
0
5
0
CLRE5
5
0
CLRB5
0
5
0
CLRC5
0
5
Bit Number
4
0
CLRB4
0
4
0
CLRC4
0
4
3
0
CLRB3
0
3
0
CLRC3
0
3
0
4
0
CLRF4
0
4
0
CLRD4
0
4
0
CLRE4
0
CLRD3
0
3
0
CLRE3
0
3
0
CLRF3
0
3
0 0 0
CLRG4 CLRG3 CLRG2
0 0 0
4
0
CLRH4
0
3
0
CLRH3
0
2
0
CLRH2
0
0
2
0
CLRF2
0
2
0
CLRD2
0
2
0
CLRE2
2
0
CLRB2
0
2
0
CLRC2
0
2
0
CLRD1
0
1
0
CLRE1
1
0
CLRB1
0
1
0
CLRC1
0
1
0
1
0
CLRF1
0
1
0 0
CLRG1 CLRG0
0 0
1
0
CLRH1
0
Bit 0
0
CLRH0
0
0
Bit 0
0
CLRF0
0
Bit 0
0
CLRD0
0
Bit 0
0
CLRE0
Bit 0
0
CLRB0
0
Bit 0
0
CLRC0
0
Bit 0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 5 of 34)
Technical Data
58 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c0_002c
0x00c0_002d
↓
0x00c0_002f
0x00c0_0030
0x00c0_0031
0x00c0_0032
↓
0x00c0_003f
Register Name
Bit 7
Port I Clear Output
Data Register (CLRI)
Read:
Write:
Reset:
0
CLRI7
0
Bit 7
6
0
CLRI6
0
6
5
0
CLRI5
0
5
Bit Number
4
0
CLRI4
0
4
3
0
CLRI3
0
3
2
0
CLRI2
0
2
1
0
CLRI1
0
1
Bit 0
0
CLRI0
0
Bit 0
Reserved
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
Bit 7
Port C/D Pin
Assignment Register
(PCDPAR)
Read:
Write:
PCDPA
Reset: See note
6
0
5
0
4
0
3
0
2
0
1
0
Bit 0
0
0 0 0 0 0 0 0
Note: Reset state determined during reset configuration. PCDPA = 1 except in single-chip mode or when an external boot device is selected with a 16-bit port size in master mode.
Bit 7 6 5 4 3 2 1 Bit 0
Port E Pin
Assignment Register
(PEPAR)
Read:
Write:
PEPA7 PEPA6 PEPA5 PEPA4 PEPA3 PEPA2 PEPA1 PEPA0
Reset: Reset state determined during reset configuration as shown in
Table 11-2 . PEPAR Reset Values.
Bit 7 6 5 4 3 2 1 Bit 0
Reserved
Bit 7
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
6 5 4 3 2 1 Bit 0
Reserved Ports register space (block of 0x00c0_0000 through 0x00c0_oo3f) is mirrored/repeated.
0x00c0_0040
↓
0x00c0_ffff
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 6 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
59
System Memory Map
Freescale Semiconductor, Inc.
Address Register Name Bit Number
Chip Configuration Module (CCM)
0x00c1_0000
0x00c1_0001
Bit 15
Chip Configuration
Register
(CCR)
Read:
Write:
LOAD
Reset: Note 1
Bit 7
14
0
13
SHEN
12
EMINT
11
0
10
MODE2
9
MODE1
Bit 8
MODE0
0
6
Note 2
5
Note 2
4
0
3
Note 1
2
Note 1
1
Note 1
Bit 0
Read: 0
SZEN PSTEN SHINT BME BMD BMT1 BMT0
Write:
Reset: 0 Note 3 Note 2 0 1 0 0 0
Notes:
1. Determined during reset configuration
2. 0 for all configurations except emulation mode, 1 for emulation mode
3. 0 for all configurations except emulation and master modes, 1 for emulation and master modes
Bit 0
0x00c1_0002
0x00c1_0003
0x00c1_0004
0x00c1_0005
Reserved
Reserved
Bit 7
Bit 7
Reset Configuration
Register (RCON)
Read:
Write:
Reset:
Bit 15
0
0
Bit 7
0
6
Read: 1
RPLLSEL
1
RPLLREF
Write:
Reset: 1 1
6 5 4 3 2 1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
6 5 4 3 2 1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
14
0
13
0
12
0
11
0
10
0
9
0
0
5
0
RLOAD
0
0
4
0
0
0
3
0
2
1
BOOTPS
0
BOOTSEL
1 0
0
1
0
0
Bit 0
Bit 8
0
0
Bit 0
0
MODE
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 7 of 34)
Technical Data
60 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c1_0006
0x00c1_0007
0x00c1_0008
0x00c1_0009
0x00c1_000a
0x00c1_000b
0x00c1_000c
↓
0x00c1_000f
Register Name
Chip Identification
Register (CIR)
Read:
Write:
Reset:
Read:
Bit 15
0
PIN7
0
Bit 7
0
PRN7
Write:
Reset: 0
Bit 15
0 Chip Test Register
(CTR)
Read:
Write:
Reset: 0
Bit 7
0 Read:
Write:
Reset: 0
Bit 7
Reserved
Bit 7
Unimplemented
14
0
PIN6
0
6
0
PRN6
0
14
0
0
6
0
13
0
PIN5
0
5
0
PRN5
0
13
0
0
5
0
12
1
PIN4
1
4
0
PRN4
0
12
0
0
4
0
Bit Number
11
0
PIN3
0
3
0
PRN3
0
11
0
0
3
0
10
1
PIN2
1
2
0
PRN2
0
10
0
0
2
0
9
1
PIN1
1
1
0
PRN1
0
9
0
0
1
0
0
6
0
5
0
4
0
3
0
2
0
1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
6 5 4 3 2 1
Access results in the module generating an access termination transfer error.
Bit 8
1
PIN0
1
Bit 0
0
PRN0
0
Bit 8
0
0
Bit 0
0
0
Bit 0
Bit 0
Unimplemented
Bit 7 6 5 4 3 2 1 Bit 0
Access results in a bus monitor timeout generating an access termination transfer error.
0x00c1_0010
↓
0x00c1_ffff
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 8 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
61
System Memory Map
Freescale Semiconductor, Inc.
Address
Chip Selects (CS)
Register Name
0x00c2_0000
0x00c2_0001
Bit Number
Bit 15 14 13 12 11
Chip Select Control
Register 0 (CSCR0)
Read:
Write:
Reset:
SO RO PS WWS WE
0
Bit 7
0
6
See note
5
1
4
Read:
Write:
Reset:
0 0 0 0 0
0 0 0 0 0
Note: Reset state determined during reset configuration.
1
3
0x00c2_0002
0x00c2_0003
Bit 15 14 13 12 11
Chip Select Control
Register 1 (CSCR1)
Read:
Write:
Reset:
SO RO PS WWS WE
0
Bit 7
0
0
6
0
1
5
0
1
4
0 Read:
Write:
Reset: 0 0 0 0
Note: Reset state determined during reset configuration
0
1
3
0
0x00c2_0004
0x00c2_0005
Bit 15
Chip Select Control
Register 2 (CSCR2)
Read:
Write:
Reset:
SO
Read:
Write:
Reset:
0
Bit 7
0
0
14
RO
0
6
0
0
13
PS
1
5
0
0
12
WWS
1
4
0
0
11
WE
1
3
0
0
10
WS2
1
2
0
0
9
WS1
1
1
TAEN
1
CSEN
See note
Bit 8
WS0
1
Bit 0
10
WS2
1
2
0
0
9
WS1
1
1
TAEN
1 See note
Bit 8
WS0
1
Bit 0
CSEN
10
WS2
1
2
0
0
9
WS1
1
1
TAEN
1
Bit 8
WS0
1
Bit 0
CSEN
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 9 of 34)
Technical Data
62 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c2_0006
0x00c2_0007
0x00c2_0008
↓
0x00c2_ffff
Register Name
Bit 15
Chip Select Control
Register 3 (CSCR3)
Read:
Write:
Reset:
SO
0
Bit 7
0 Read:
Write:
Reset: 0
Bit 7
Unimplemented
14
RO
0
6
0
0
6
13
PS
1
5
0
0
5
1
4
0
0
4
Bit Number
12
WWS
11
WE
1
3
0
0
3
10
WS2
1
2
0
0
2
9
WS1
1
1
TAEN
1
1
Access results in a bus monitor timeout generating an access termination transfer error.
Bit 8
WS0
1
Bit 0
CSEN
0
Bit 0
Clocks (CLOCK)
0x00c3_0000
0x00c3_0001
0x00c3_0002
Bit 15 14 13 12 11 10 9 Bit 8
Synthesizer Control
Register (SYNCR)
Read:
Write:
Reset:
LOLRE MFD2 MFD1 MFD0 LOCRE RFD2 RFD1 RFD0
0
Bit 7
0
6
1
5
0
4
0
3
0
2
0
1
1
Bit 0
Read:
Write:
Reset:
LOCEN DISCLK FWKUP RSVD4 STMPD1
0
Bit 7
0
6
0
5
0
4
0
3
Synthesizer Status
Register (SYNSR)
Read: PLLMODE
Write:
Reset: Note 1
PLLSEL
Note 1
PLLREF
Note 1
LOCKS
Note 2
LOCK
Note 2
Notes:
1. Reset state determined during reset configuration
2. See the LOCKS and LOCK bit descriptions.
STMPD0
0
2
LOCS
0
RSVD1
0
1
0
0
RSVD0
0
Bit 0
0
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 10 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
63
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00c3_0003 Synthesizer Test Register
(SYNTR)
Read:
Write:
Reset:
0x00c3_0004
0x00c3_0005
0x00c3_0006
0x00c3_0007
Bit 7
0
0
Bit 31
0 Synthesizer Test
Register 2 (SYNTR2)
Read:
Write:
Reset: 0
Bit 23
0 Read:
Write:
Reset: 0
Bit 15
0 Read:
Write:
Reset: 0
Bit 7
Read:
Write:
Reset:
RSVD7
0
Bit 7
0x00c3_0008
↓
0x00c3_ffff
Register Name
Unimplemented
6
0
0
30
0
0
22
0
0
14
0
0
6
RSVD6
0
6
5
0
0
29
0
0
21
0
0
13
0
0
5
RSVD5
0
5
4
0
0
0
Bit Number
28
0
0
20
0
0
12
0
4
RSVD4
0
4
3
0
0
27
0
0
19
0
0
11
0
0
3
RSVD3
0
3
2
0
0
26
0
0
18
0
0
10
0
0
2
RSVD2
0
2
1
0
0
25
0
0
17
0
0
9
RSVD9
0
1
RSVD2
0
1
Bit 0
0
0
Bit 24
0
0
Bit 16
0
0
Bit 8
RSVD8
0
Bit 0
RSVD0
0
Bit 0
Access results in a bus monitor timeout generating an access termination transfer error.
Reset (RESET)
0x00c4_0000
Bit 7
Reset Control Register
(RCR)
Read:
Write:
Reset:
SOFTRST
0
6
FRC-
RSTOUT
0
5
0
0
4
0
0
3
0
0
2
0
0
1
0
0
Bit 0
0
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 11 of 34)
Technical Data
64 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c4_0001
0x00c4_0002
0x00c4_0003
Register Name
Reset Status Register
(RSR)
Read:
Write:
Reset:
Bit 7
0
0
Bit 7
0
Reset Test Register
(RTR)
Read:
Write:
Reset: 0
Bit 7
Reserved
Bit 7
Unimplemented
6
0
0
6
0
5
SOFT
5
0
4
WDR
4
0
Bit Number
3
POR
2
EXT
Reset dependent
3
0
2
0
1
LOC
1
0
0
6
0
5
0
4
0
3
0
2
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
6 5 4 3 2 1
0
1
Bit 0
LOL
Bit 0
0
0
Bit 0
Bit 0
Access results in a bus monitor timeout generating an access termination transfer error.
0x00c4_0004
↓
0x00c4_ffff
Interrupt Controller (INTC)
Bit 15
0x00c5_0000
0x00c5_0001
Interrupt Control Register
(ICR)
Read:
Write:
Reset:
0x00c5_0002
0x00c5_0003
AE
1
Bit 7
0 Read:
Write:
Reset:
Interrupt Status Register
(ISR)
Read:
Write:
Reset:
0
Bit 15
0
0
Bit 7
0 Read:
Write:
Reset: 0
14
FVE
0
6
0
0
14
0
0
6
VEC6
0
13
ME
0
5
0
0
13
0
0
5
VEC5
0
12
MFI
0
4
VEC4
0
11
0
0
3
VEC3
0
10
0
0
2
VEC2
0
9
0
0
1
VEC1
0
Bit 8
0
0
4
0
3
0
2
0
1
0
Bit 0
MASK4 MASK3 MASK2 MASK1 MASK0
0
12
0
0
11
0
0
10
0
0
9
INT
0
Bit 8
FINT
0
Bit 0
VEC0
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 12 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
65
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00c5_0004
0x00c5_0005
0x00c5_0006
0x00c5_0007
0x00c5_0008
0x00c5_0009
0x00c5_000a
0x00c5_000b
Register Name
Interrupt Force Register
High (IFRH)
Read:
Write:
Reset:
Bit 31
0
0
Bit 23
0 Read:
Write:
Reset: 0
Bit 15
0 Read:
Write:
Reset:
Read:
Write:
Reset:
IF39
Interrupt Force Register
Low (IFRL)
Read:
Write:
Reset:
IF31
0
Bit 23
Read:
Write:
Reset:
0
Bit 31
IF23
0
Bit 15
Read:
Write:
Reset:
0
Bit 7
IF15
0
Bit 7
Read:
Write:
Reset:
IF7
0
30
0
0
14
0
0
22
0
IF22
0
14
IF14
0
6
IF6
0
0
6
IF38
0
30
IF30
0
22
29
0
0
13
0
0
21
0
IF21
0
13
IF13
0
5
IF5
0
0
5
IF37
0
29
IF29
0
21
0
12
0
0
20
0
IF20
0
12
IF12
0
4
IF4
0
0
4
IF36
0
28
IF28
0
20
Bit Number
28
0
27
0
0
11
0
0
19
0
IF19
0
11
IF11
0
3
IF3
0
0
3
IF35
0
27
IF27
0
19
26
0
0
10
0
0
18
0
IF18
0
10
IF10
0
2
IF2
0
0
2
IF34
0
26
IF26
0
18
0
9
0
25
0
0
17
0
IF17
0
9
IF9
0
1
IF1
0
0
1
IF33
0
25
IF25
0
17
Bit 24
0
0
Bit 16
0
0
Bit 8
0
P = Current pin state
Technical Data
66
U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 13 of 34)
System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
IF16
0
Bit 8
IF8
0
Bit 0
IF0
0
0
Bit 0
IF32
0
Bit 24
IF24
0
Bit 16
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c5_000c
0x00c5_000d
0x00c5_000e
0x00c5_000f
0x00c5_0010
0x00c5_0011
0x00c5_0012
0x00c5_0013
Register Name
Interrupt Pending
Register (IPR)
Bit 31
Read: IP31
Write:
Reset: 0
Bit 23
Read: IP23
Write:
Reset: 0
Bit 15
Read: IP15
Write:
Reset: 0
Bit 7
IP7 Read:
Write:
Reset: 0
Bit 31
Normal Interrupt Enable
Register (NIER)
Read:
Write:
Reset:
NIE31
0
Bit 23
Read:
Write:
Reset:
NIE23
0
Bit 15
Read:
Write:
Reset:
NIE15
0
Bit 7
Read:
Write:
Reset:
NIE7
0
30
IP30
0
22
IP22
0
14
IP14
0
6
IP6
NIE22
0
14
NIE14
0
6
NIE6
0
0
30
NIE30
0
22
29
IP29
0
21
IP21
0
13
IP13
0
5
IP5
NIE21
0
13
NIE13
0
5
NIE5
0
0
29
NIE29
0
21
Bit Number
28
IP28
0
20
IP20
0
12
IP12
0
4
IP4
27
IP27
0
19
IP19
0
11
IP11
0
3
IP3
26
IP26
0
18
IP18
0
10
IP10
0
2
IP2
NIE19
0
11
NIE11
0
3
NIE3
0
0
27
NIE27
0
19
NIE20
0
12
NIE12
0
4
NIE4
0
0
28
NIE28
0
20
NIE18
0
10
NIE10
0
2
NIE2
0
0
26
NIE26
0
18
25
IP25
0
17
IP17
0
9
IP9
0
1
IP1
Bit 24
IP24
0
Bit 16
IP16
0
Bit 8
IP8
0
Bit 0
IP0
NIE16
0
Bit 8
NIE8
0
Bit 0
NIE0
0
0
Bit 24
NIE24
0
Bit 16
NIE17
0
9
NIE9
0
1
NIE1
0
0
25
NIE25
0
17
P = Current pin state
MMC2107 – Rev. 2.0
MOTOROLA
U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 14 of 34)
System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
67
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00c5_0014
0x00c5_0015
0x00c5_0016
0x00c5_0017
0x00c5_0018
0x00c5_0019
0x00c5_001a
0x00c5_001b
Register Name
Normal Interrupt Pending
Register (NIPR)
Bit 31
Read: NIP31
Write:
Reset: 0
Bit 23
Read: NIP23
Write:
Reset: 0
Bit 15
Read: NIP15
Write:
Reset: 0
Bit 7
Read: NIP7
Write:
Reset: 0
Bit 31
Fast Interrupt Enable
Register (FIER)
Read:
Write:
Reset:
FIE31
0
Bit 23
Read:
Write:
Reset:
FIE23
0
Bit 15
Read:
Write:
Reset:
FIE15
0
Bit 7
Read:
Write:
Reset:
FIE7
0
30
NIP30
0
22
NIP22
0
14
NIP14
0
6
NIP6
0
21
NIP21
0
13
NIP13
FIE21
0
13
FIE13
0
5
FIE5
0
0
29
FIE29
0
21
FIE22
0
14
FIE14
0
6
FIE6
0
0
30
FIE30
0
22
29
NIP29
0
5
NIP5
Bit Number
28
NIP28
0
20
NIP20
0
12
NIP12
0
4
NIP4
FIE20
0
12
FIE12
0
4
FIE4
0
0
28
FIE28
0
20
27
NIP27
0
19
NIP19
0
11
NIP11
0
3
NIP3
FIE19
0
11
FIE11
0
3
FIE3
0
0
27
FIE27
0
19
26
NIP26
0
18
NIP18
0
10
NIP10
0
2
NIP2
FIE18
0
10
FIE10
0
2
FIE2
0
0
26
FIE26
0
18
25
NIP25
Bit 24
NIP24
0
17
NIP17
0
9
NIP9
0
1
NIP1
FIE17
0
9
FIE9
0
1
FIE1
0
0
25
FIE25
0
17
0
Bit 16
NIP16
0
Bit 8
NIP8
0
Bit 0
NIP0
FIE16
0
Bit 8
FIE8
0
Bit 0
FIE0
0
0
Bit 24
FIE24
0
Bit 16
P = Current pin state
Technical Data
68
U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 15 of 34)
System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c5_001c
0x00c5_001d
0x00c5_001e
0x00c5_001f
0x00c5_0040 through
0x00c5_0067
0x00c5_0068
↓
0x00c5_007f
0x00c5_0080
↓
0x00c5_ffff
Register Name
Fast Interrupt Pending
Register (FIPR)
Bit 31
Read: FIP31
Write:
Reset: 0
Bit 23
Read: FIP23
Write:
Reset: 0
Bit 15
Read: FIP15
Write:
Reset: 0
Bit 7
Read: FIP7
Write:
Reset: 0
Bit 7
0 Priority Level Select
Registers
(PLSR39—PLSR0)
Read:
Write:
Reset: 0
Bit 7
Unimplemented
30
FIP30
0
22
FIP22
0
14
FIP14
0
6
FIP6
0
6
0
0
6
29
FIP29
0
21
FIP21
0
13
FIP13
0
5
FIP5
0
5
0
0
5
28
FIP28
0
20
FIP20
0
12
FIP12
0
4
FIP4
0
4
PLS4
0
4
Bit Number
27
FIP27
0
19
FIP19
0
11
FIP11
0
3
FIP3
0
3
PLS3
0
3
26
FIP26
0
18
FIP18
0
10
FIP10
0
2
FIP2
0
2
PLS2
0
2
25
FIP25
0
17
FIP17
0
9
FIP9
0
1
FIP1
0
1
PLS1
0
1
Bit 24
FIP24
0
Bit 16
FIP16
0
Bit 8
FIP8
0
Bit 0
FIP0
Bit 7
Access results in the module generating an access termination transfer error.
6 5 4 3 2 1 Bit 0
0
Bit 0
PLS0
0
Bit 0
Unimplemented Access results in a bus monitor timeout generating an access termination transfer error.
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 16 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
69
System Memory Map
Freescale Semiconductor, Inc.
Address
Edge Port (EPORT)
Register Name Bit Number
Bit 15 14 13 12 11 10 9 Bit 8
0x00c6_0000
0x00c6_0001
EPORT Pin Assignment
Register (EPPAR)
Read:
Write:
Reset:
EPPA7 EPPA6 EPPA5 EPPA4
0
Bit 7
0
6
0
5
0
4
0
3
0
2
0
1
0
Bit 0
Read:
Write:
Reset:
EPPA3
0
Bit 7
0x00c6_0002
EPORT Data Direction
Register (EPDDR)
Read:
Write:
Reset:
EPDD7
0
Bit 7
0x00c6_0003
EPORT Port Interrupt
Enable Register (EPIER)
Read:
Write:
Reset:
EPIE7
0
Bit 7
0x00c6_0004
0x00c6_0005
0x00c6_0006
EPORT Port Data
Register (EPDR)
Read:
Write:
Reset:
EPD7
1
Bit 7
EPORT Port Pin Data
Register (EPPDR)
Read: EPPD7
Write:
Reset: P
Bit 7
EPORT Port Flag Regiser
(EPFR)
Read:
Write:
Reset:
EPF7
0
Bit 7
0x00c6_0007 Reserved
0
6
EPDD6
0
6
EPIE6
0
6
EPD6
1
6
EPPD6
P
6
EPF6
0
6
0
5
0
5
EPIE5
0
5
EPD5
1
5
P
5
EPF5
0
5
EPPA2
EPDD5
EPPD5
0
4
EPDD4
0
4
EPIE4
0
4
EPD4
1
4
EPPD4
P
4
EPF4
0
4
0
3
EPPA1
EPDD3
0
3
EPIE3
0
3
EPD3
1
3
EPPD3
P
3
EPF3
0
3
0
2
EPDD2
0
2
EPIE2
0
2
EPD2
1
2
EPPD2
P
2
EPF2
0
2
0
1
EPDD1
0
1
EPIE1
0
1
EPD1
1
1
EPPA0
EPPD1
P
1
EPF1
0
1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
0
Bit 0
EPDD0
0
Bit 0
EPIE0
0
Bit 0
EPD0
1
Bit 0
EPPD0
P
Bit 0
EPF0
0
Bit 0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 17 of 34)
Technical Data
70 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c6_0008
↓
0x00c6_ffff
Register Name
Unimplemented
Bit 7 6
Watchdog Timer (WDT)
0x00c7_0000
0x00c7_0001
Watchdog Control
Register (WCR)
Read:
Write:
Reset:
Bit 15
0
0
Bit 7
0 Read:
Write:
Reset: 0
Bit 15
0x00c7_0002
0x00c7_0003
Watchdog Modulus
Register (WMR)
Read:
Write:
Reset:
WM15
1
Bit 7
Read:
Write:
Reset:
WM7
0x00c7_0004
0x00c7_0005
1
Bit 15
Watchdog Count Register
(WCNTR)
Read:
Write:
Reset:
WC15
1
Bit 7
Read: WC7
Write:
Reset: 1
14
0
0
6
0
0
14
WM14
1
6
WM6
1
14
WC14
1
6
WC6
1
5 Bit 0
Access results in a bus monitor timeout generating an access termination transfer error.
13
0
0
5
0
1
5
WC5
1
4
12
0
0
4
0
1
4
Bit Number
0
13
WM13
1
5
WM5
1
13
WC13
0
12
WM12
1
4
WM4
1
12
WC12
WC4
1
3
11
0
0
3
WAIT
1
11
WM11
1
3
WM3
1
11
WC11
1
3
WC3
1
2
10
0
0
2
DOZE
1
10
WM10
1
2
WM2
1
10
WC10
1
2
WC2
1
1
9
0
0
1
DBG
1
9
WM9
1
1
WM1
1
9
WC9
1
1
WC1
1
Bit 8
0
0
Bit 0
EN
1
Bit 8
WM8
1
Bit 0
WM0
1
Bit 8
WC8
1
Bit 0
WC0
1
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 18 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
71
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00c7_0006
0x00c7_0007
Register Name
Bit 15
Watchdog Service
Register (WSR)
Read:
Write:
Reset:
WS15
0
Bit 7
Read:
Write:
Reset:
WS7
0
Bit 7
14
WS14
0
6
WS6
0
6
13
WS13
0
5
WS5
0
5
Bit Number
12 11
WS12
0
4
WS11
0
3
WS4
0
4
WS3
0
3
10
WS10
0
2
WS2
0
2
9
WS9
0
1
WS1
0
1
0x00c7_0008
↓
0x00c7_ffff
Unimplemented Access results in a bus monitor timeout generating an access termination transfer error.
Programmable Interrupt Timer 1 (PIT1) and Programming Interrupt Timer 2 (PIT2)
Note: Addresses for PIT1 are at 0x00c8_#### and addresses for PIT2 are at 0x00c9_####.
0x00c8_0000
0x00c8_0001
0x00c9_0000
0x00c9_0001
PIT Control and Status
Register (PCSR)
Read:
Write:
Reset:
Read:
Bit 15
0
0
Bit 7
0
14
0
0
6
13
0
0
5
PDOZE PDBG
Write:
Reset: 0
Bit 15
0
14
0
13
0x00c8_0002
0x00c8_0003
0x00c9_0002
0x00c9_0003
PIT Modulus Register
(PMR)
Read:
Write:
Reset:
PM15
1
Bit 7
PM14
1
6
PM13
1
5
Read:
Write:
Reset:
PM7
1
PM6
1
PM5
1
12
0
0
4
OVW
0
12
PM12
1
4
PM4
1
11
PRE3
1
3
0
3
PIE
0
11
PM11
PM3
1
10
PRE2
0
2
PIF
0
10
PM10
1
2
PM2
1
9
PRE1
0
1
RLD
0
9
PM9
1
1
PM1
1
Bit 8
PRE0
0
Bit 0
EN
0
Bit 8
PM8
1
Bit 0
PM0
1
Bit 8
WS8
0
Bit 0
WS0
0
Bit 0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 19 of 34)
Technical Data
72 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00c8_0004
0x00c8_0005
0x00c9_0004
0x00c9_0005
Register Name
PIT Count Register
(PCNTR)
Bit 15
Read: PC15
Write:
Reset: 1
Bit 7
Read: PC7
Write:
Reset: 1
Bit 7
Unimplemented
14
PC14
1
6
PC6
13
PC13
1
5
PC5
12
PC12
1
4
Bit Number
PC4
11
PC11
1
3
PC3
10
PC10
1
2
PC2
9
PC9
1
1
PC1
1
6
1
5
1
4
1
3
1
2
1
1
Access results in the module generating an access termination transfer error.
Bit 8
PC8
1
Bit 0
PC0
1
Bit 0
0x00c8_0006
↓
0x00c8_0007
0x00ca_0008
↓
0x00ca_ffff
Unimplemented
Bit 7 6 5 4 3 2 1 Bit 0
Access results in a bus monitor timeout generating an access termination transfer error.
Queued Analog-to-Digital Converter (QADC)
0x00ca_0000
0x00ca_0001
Bit 15
QADC Module
Configuration Register
(QADCMCR)
Read:
Write:
Reset:
QSTOP
0
Bit 7
Read:
Write:
Reset:
SUPV
0x00ca_0002
0x00ca_0003
QADC Test Register
(QADCTEST)
14
QDBG
0
6
0
13
0
0
5
0
12
0
0
4
0
11
0
0
3
0
10
0
0
2
0
9
0
0
1
0
Bit 8
0
0
Bit 0
0
1
Bit 15
0
14
0
13
0
12
0
11
0
10
0
9
0
Bit 8
Access results in the module generating an access termination transfer error if not in test mode.
Bit 7 6 5 4 3 2 1 Bit 0
Access results in the module generating an access termination transfer error if not in test mode.
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 20 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
73
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00ca_0004
0x00ca_0005
Register Name
Reserved
Bit 7
0x00ca_0006
QADC Port A Data
Register (PORTQA)
Read:
Write:
Reset:
Bit 7
0
0
Bit 7
0
0x00ca_0007
QADC Port B Data
Register (PORTQB)
Read:
Write:
Reset: 0
Bit 15
0 0x00ca_0008
0x00ca_0009
QADC Port A Data
Direction Register
(DDRQA)
Read:
Write:
Reset: 0
Bit 7
0 Read:
Write:
Reset: 0
Bit 15
0x00ca_000a
0x00ca_000b
QADC Control Register 0
(QACR0)
Read:
Write:
Reset:
MUX
0
Bit 7
Read:
Write:
Reset:
PSH7
0
0
14
0
0
6
PSH6
0
0
6
0
0
14
0
0
6
0
Bit Number
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
6 5 4 3 2 1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
6
0
5
0
4 3 2
0
1
PQA4 PQA3 PQA1
0
5
0
0
13
0
P
4
0
P
3
0
12
PQB3
P
11
DDQA4 DDQA3
0
2
PQB2
P
10
0
P
1
PQB1
P
9
0
5
0
0
4
0
0
3
0
0
2
0
Bit 0
Bit 0
PQA0
P
Bit 0
PQB0
P
Bit 8
DDQA1 DDQA0
0
1
0
0
Bit 0
0
0
0
5
13
0
PSH5
1
0
12
TRG
0
4
PSH4
1
0
0
3
11
0
PSA
0
0
0
2
10
0
PSL2
1
0
0
1
9
0
PSL1
1
0
Bit 8
PSH8
0
Bit 0
PSL0
1
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 21 of 34)
Technical Data
74 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00ca_000c
0x00ca_000d
0x00ca_000e
0x00ca_000f
0x00ca_0010
0x00ca_0011
Register Name
Bit 15 14
QADC Control Register 1
(QACR1)
Read:
Write:
Reset:
CIE1 PIE1
0
Bit 7
0 Read:
Write:
Reset: 0
Bit 15
0
14
QADC Control Register 2
(QACR2)
Read:
Write:
Reset:
CIE2 PIE2
0 0
Bit 7 6
Read:
Write:
RESUME BQ26
Reset: 0
Bit 15
1
14
QADC Status Register 0
(QASR0)
Read:
Write:
Reset:
CF1
0
Bit 7
Read: QS7
Write:
Reset: 0
PF1
0
6
QS6
0
0
6
0
13
0
SSE1
0
5
0
0
0
4
0
0
Bit Number
12 11
MQ112 MQ111
0
3
0
0
10
MQ110
0
2
0
0
9
MQ19
0
1
0
0
13
0
SSE2
0
5
BQ25
1
13
CF2
0
5
CWP5
0
12
0
11
0
10
MQ212 MQ211 MQ210
0
4
0
3
0
2
BQ24
1
12
BQ23
1
11
BQ22
1
10
PF2
0
4
CWP4
TOR1
0
3
CWP3
TOR2
0
2
CWP2
0
1
CWP1
0
9
MQ29
0
1
BQ21
1
9
QS9
0
Bit 0
CWP0
0
Bit 8
MQ28
0
Bit 0
BQ20
1
Bit 8
QS8
0
Bit 8
MQ18
0
Bit 0
0
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 22 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
75
System Memory Map
Freescale Semiconductor, Inc.
Address Register Name
0x00ca_0012
0x00ca_0013
QADC Status Register 1
(QASR1)
Read:
Write:
Reset:
Bit 15
0
0
Bit 7
0 Read:
Write:
Reset: 0
Bit 7
0x00ca_0014
↓
0x00ca_01ff
Reserved
0x00ca_0200
0x00ca_027e
Conversion Command
Word Register
(CCW)
Read:
Write:
Reset:
Bit 15
0
0
Bit 7
Read:
Write:
Reset:
0x00ca_0280
0x00ca_02fe
Right-Justified Unsigned
Result Register (RJURR)
Read:
Write:
Reset:
IST1
U
Bit 15
0
0
Bit 7
Read:
Write:
Reset:
0
6
0
14
0
Bit Number
13 12 11 10 9 Bit 8
CWPQ15 CWPQ14 CWPQ13 CWPQ12 CWPQ11 CWPQ10
1
5
1
4
1
3
1
2
1
1
1
Bit 0
CWPQ25 CWPQ24 CWPQ23 CWPQ22 CWPQ21 CWPQ20
IST0
U
14
0
0
6
0
6
0
6
1
5
1
4
1
3
1
2
1
1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
14
0
13
0
12
0
11
0
10
0
9
P
0
5
0
4
0
3
0
2
U
1
CHAN5
0
5
U
13
0
CHAN4
0
4
U
12
0
CHAN3
RESULT
0
3
U
11
0
CHAN2
0
2
U
10
0
CHAN1
U
9
1
1
Bit 0
CHAN0
RESULT
U
Bit 8
Bit 0
Bit 8
BYP
U
Bit 0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 23 of 34)
Technical Data
76 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address Register Name
0x00ca_0300
0x00ca_037e
Left-Justified Signed
Result Register (LJSRR)
Read:
Write:
Reset:
Bit 15
S
Bit 7
Read:
Write:
Reset:
RESULT
14
6
Bit 15 14
0x00ca_0380
0x00ca_03fe
Left-Justified Unsigned
Result Register (LJURR)
Read:
Write:
Reset:
Bit 7 6
Read:
Write:
Reset:
RESULT
Bit 7 6
0x00ca_0400
↓
0x00ca_ffff
Unimplemented
13
5
0
0
13
5
0
0
5
4
0
0
4
0
0
4
Bit Number
12
12
11
RESULT
RESULT
3
0
0
11
3
0
0
3
10
2
0
0
10
2
0
0
2
9
1
0
0
9
1
0
0
1
Bit 8
Bit 0
0
0
Bit 0
Access results in a bus monitor timeout generating an access termination transfer error.
0
Bit 8
Bit 0
0
Serial Peripheral Interface (SPI)
0x00cb_0000
0x00cb_0001
Bit 7
SPI Control Register 1
(SPICR1)
Read:
Write:
Reset:
SPIE
0
Bit 7
0
SPI Control Register 2
(SPICR2)
Read:
Write:
Reset: 0
6
SPE
0
6
0
0
5
SWOM
0
5
0
0
4
MSTR
0
4
0
0
3
CPOL
0
3
0
0
2
CPHA
1
2
0
0
1
SSOE
0
1
Bit 0
LSBFE
0
Bit 0
SPISDOZ SPC0
0 0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 24 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
77
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00cb_0002
0x00cb_0003
Register Name
SPI Baud Rate Register
(SPIBR)
Read:
Write:
Reset:
Bit 7
0
0
Bit 7
SPI Status Register
(SPISR)
Read: SPIF
Write:
Reset: 0
Bit 7
Reserved 0x00cb_0004
0x00cb_0005
0x00cb_0006
0x00cb_0007
0x00cb_0008
Bit 7
SPI Data Register
(SPIDR)
Read:
Write:
Reset:
Bit 7
0
Bit 7
0 SPI Pullup and Reduced
Drive Register
(SPIPURD)
Read:
Write:
Reset: 0
Bit 7
SPI Port Data Register
(SPIPORT)
Read:
Write:
Reset:
RSVD7
0
Bit 7
SPI Port Data Direction
Register (SPIDDR)
Read:
Write:
Reset:
RSVD7
0
Bit 7
0x00cb_0009
↓
0x00cb_000f
Reserved
6 5
SPPR6 SPPR5
0
6
WCOL
0
6
2
SPR2
0
2
0
0
2
1
SPR1
0
1
0
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
6 5 4 3 2 1
6
0
6
0
0
6
RSVD6
0
6
RSVD6
0
6
0
5
0
0
5
5
0
5
RSVD5
0
5
RSVD5
0
5
RSVD5
0
5
4
SPPR4
0
4
MODF
0
4
4
0
4
RDPSP
0
4
RSVD4
0
4
Bit Number
RSVD4
0
4
0
3
0
3
0
3
0
3
0
3
0
0
3
2
0
2
0
0
2
0
1
1
0
1
RSVD1
0
1
Bit 0
SPR0
0
Bit 0
0
0
Bit 0
Bit 0
Bit 0
0
Bit 0
PUPSP
0
Bit 0
PORTSP3 PORTSP2 PORTSP1 PORTSP0
0
3
DDRSP3
0
3
0
2
DDRSP2
0
2
0
1
DDRSP1
0
1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
0
Bit 0
DDRSP0
0
Bit 0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 25 of 34)
Technical Data
78 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00cb_0010
↓
0x00cb_ffff
Register Name
Unimplemented
Bit 7 6 5 4
Bit Number
3 2 Bit 0
Access results in a bus monitor timeout generating an access termination transfer error.
Serial Communications Interface 1 (SCI1) and Serial Communications Interface 2 (SCI2)
Note: Addresses for SCI1 are at 0x00cc_#### and addresses for SCI2 are at 0x00cd_####.
0x00cc_0000
0x00cd_0000
SCI Baud Rate
Register High (SCIBDH)
Read:
Write:
Reset:
Bit 7
0
0
6
0
0
5
0
0
4
SBR12
0
Bit 7 6 5 4
0x00cc_0001
0x00cd_0001
0x00cc_0002
0x00cd_0002
0x00cc_0003
0x00cd_0003
0x00cc_0004
0x00cd_0004
0x00cc_0005
0x00cd_0005
SCI Baud Rate
Register Low (SCIBDL)
Read:
Write:
Reset:
SBR7 SBR6
0
Bit 7
0
6
SCI Control Register 1
(SCICR1)
Read:
Write:
Reset:
LOOPS
0
Bit 7
SCI Control Register 2
(SCICR2)
Read:
Write:
Reset:
TIE
0
Bit 7
SCI Status Register 1
(SCISR1)
Read: TDRE
Write:
Reset: 1
Bit 7
0
SCI Status Register 2
(SCISR2)
Read:
Write:
Reset: 0
WOMS
0
6
TCIE
0
6
TC
1
6
0
0
SBR5
0
5
RSRC
0
5
RIE
0
5
RDRF
0
5
0
0
SBR4
0
4
M
0
4
ILIE
0
4
IDLE
0
4
0
0
0
3
TE
0
3
OR
3
SBR11
2
SBR10
0
3
SBR3
0
3
WAKE
0
2
SBR2
1
2
ILT
0
3
0
0
0
2
RE
0
2
NF
0
2
0
0
1
0
1
0
1
SBR9
0
1
SBR1
0
1
PE
0
1
RWU
0
1
FE
0
0
Bit 0
RAF
0
Bit 0
SBR8
0
Bit 0
SBR0
0
Bit 0
PT
0
Bit 0
SBK
0
Bit 0
PF
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 26 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
79
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00cc_0006
0x00cd_0006
0x00cc_0007
0x00cd_0007
0x00cc_0008
0x00cd_0008
0x00cc_0009
0x00cd_0009
0x00cc_000a
0x00cd_000a
Register Name
SCI Data Register High
(SCIDRH)
Read:
Write:
Reset:
Bit 7
R8
0
Bit 7
R7
SCI Data Register Low
(SCIDRL)
Read:
Write:
Reset:
SCI Data Direction
Register (SCIDDR)
Read:
Write:
Reset:
T7
0
Bit 7
SCI Pullup and Reduced
Drive Register
(SCIPURD)
Read:
Write:
Reset:
SCISDOZ
0
Bit 7
SCI Port Data Register
(SCIPORT)
Read:
Write:
Reset:
RSVD7
0
Bit 7
RSVD7
0
Bit 7
6
T8
0
6
R6
T6
0
6
0
0
6
5
0
0
5
R5
T5
0
5
RSVD5
0
5
RSVD6 RSVD5
0
6
0
5
RSVD6 RSVD5
0
6
0
5
4
0
0
4
Bit Number
R4
T4
0
4
RDPSCI
0
4
RSVD4
0
4
RSVD4
0
4
3
0
0
3
R3
T3
0
3
0
0
3
RSVD3
0
3
RSVD3
0
3
2
0
0
2
R2
T2
0
2
0
0
2
RSVD2
0
2
RSVD2
0
2
1
0
0
1
R1
T1
0
1
RSVD1
0
1
Bit 0
0
0
Bit 0
R0
T0
0
Bit 0
0
Bit 0
PORTSC1 PORTSC0
0
1
DDRSC1
0
1
PUPSCI
0
Bit 0
DDRSC0
0
Bit 0
0x00cc_000b
↓
0x00cc_000f
0x00cd_000b
↓
0x00cd_000f
Reserved
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
Bit 7 6 5 4 3 2 1 Bit 0
0x00cc_0010
↓
0x00cc_ffff
0x00cd_0010
↓
0x00cd_ffff
Unimplemented Access results in a bus monitor timeout generating an access termination transfer error.
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 27 of 34)
Technical Data
80 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00ce_0000
0x00cf_0000
Register Name
Timer 1 (TIM1) and Timer 2 (TIM2)
Note: Addresses for TIM1 are at 0x00ce_#### and addresses for TIM2 are at 0x00cf_####.
Bit 7 6 5
Timer Input Capture/
Output Compare Select
Register (TIMIOS)
Read:
Write:
Reset:
0 0 0
0
Bit 7
0
0
6
0
0
5
0
0x00ce_0001
0x00cf_0001
Timer Compare Force
Register (TIMCFORC)
Read:
Write:
Reset: 0
Bit 7
0
0
6
0
0
5
0
0x00ce_0002
0x00cf_0002
Timer Output Compare 3
Mask Register
(TIMOC3M)
Read:
Write:
Reset: 0
Bit 7
0
0
6
0
0
5
0
0x00ce_0003
0x00cf_0003
Timer Output Compare 3
Data Register (TIMOC3D)
Read:
Write:
Reset: 0
0x00ce_0004
0x00cf_0004
0x00ce_0005
0x00cf_0005
0x00ce_0006
0x00cf_0006
Bit 7
Timer Counter Register
High (TIMCNTH)
Read: Bit 15
Write:
Reset: 0
Bit 7
Timer Counter Register
Low (TIMCNTL)
Read: Bit 7
Write:
Reset: 0
Bit 7
Timer System Control
Register 1 (TIMSCR1)
Read:
Write:
Reset:
TIMEN
0
0
6
14
0
6
6
0
6
0
0
0
5
13
0
5
5
0
5
0
0
4
0
0
4
0
0
4
0
0
4
0
0
4
Bit Number
12
0
4
4
0
4
TFFCA
0
3
IOS3
0
3
0
FOC3
0
3
2
IOS2
0
0
2
1
IOS1
0
0
1
Bit 0
IOS0
0
0
Bit 0
OC3M3 OC3M2 OC3M1 OC3M0
0
3
0
2
OC3D3 OC3D2
0
3
11
0
3
3
0
3
0
0
2
0
FOC2
0
2
10
0
2
2
0
2
0
0
1
0
FOC1
0
1
OC3D1
0
1
9
0
1
1
0
1
0
0
Bit 0
0
FOC0
0
Bit 0
OC3D0
0
Bit 0
Bit 8
0
Bit 0
Bit 0
0
Bit 0
0
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 28 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
81
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00ce_0007
0x00cf_0007
Register Name
Reserved
Bit 7
0x00ce_0008
0x00cf_0008
Timer Toggle on Overflow
Register (TIMTOV)
Read:
Write:
Reset:
0x00ce_0009
0x00cf_0009
Bit 7
0
0
Bit 7
Timer Control
Register 1 (TIMCTL1)
Read:
Write:
Reset:
OM3
0
Bit 7
0x00ce_000a
0x00cf_000a
Reserved
Bit Number
6 5 4 3 2 1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
Bit 0
6
0
0
6
5
0
0
5
4
0
0
4
3
TOV3
0
3
2
TOV2
0
2
OL3 OM2 OL2 OM1 OL1 OM0
0 0 0 0 0 0
6 5 4 3 2 1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
1
TOV1
0
1
Bit 0
TOV0
0
Bit 0
OL0
0
Bit 0
0x00ce_000b
0x00cf_000b
0x00ce_000c
0x00cf_000c
0x00ce_000d
0x00cf_000d
0x00ce_000e
0x00cf_000e
Bit 7 6 5 4
Timer Control
Register 2 (TIMCTL2)
Read:
Write:
Reset:
EDG3B EDG3A EDG2B EDG2A
0
Bit 7
0
0
6
0
0
5
0
0
4
0
Timer Interrupt Enable
Register (TIMIE)
Read:
Write:
Reset: 0
Bit 7
0
6
0
0
5
0
4
Timer System Control
Register 2 (TIMSCR2)
Read:
Write:
Reset:
TOI PUPT RDPT
0
Bit 7
0
0
6
0
0
5
0
0
4
0
Timer Flag Register 1
(TIMFLG1)
Read:
Write:
Reset: 0 0 0 0
3 2 1
EDG1B EDG1A EDG0B EDG10
0
3
C3I
0
3
TCRE
0
3
C3F
0
0
2
C2I
0
2
PR2
0
2
C2F
0
0
1
C1I
0
1
PR1
0
1
C1F
0
Bit 0
0
Bit 0
C0I
0
Bit 0
PR0
0
Bit 0
C0F
0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 29 of 34)
Technical Data
82 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00ce_000f
0x00cf_000f
Register Name
Bit 7
Timer Flag Register 2
(TIMFLG2)
Read:
Write:
Reset:
TOF
0
Bit 15
0x00ce_0010
0x00cf_0010
Timer Channel 0 Register
High (TIMC0H)
Read:
Write:
Reset:
Bit 15
0
Bit 7
0x00ce_0011
0x00cf_0011
Timer Channel 0 Register
Low (TIMC0L)
Read:
Write:
Reset:
Bit 7
0
Bit 15
0x00ce_0012
0x00cf_0012
Timer Channel 1 Register
High (TIMC1H)
Read:
Write:
Reset:
Bit 15
0
Bit 7
0x00ce_0013
0x00cf_0013
Timer Channel 1 Register
Low (TIMC1L)
Read:
Write:
Reset:
Bit 7
0
Bit 15
0x00ce_0014
0x00cf_0014
Timer Channel 2 Register
High (TIMC2H)
Read:
Write:
Reset:
Bit 15
0
Bit 7
0x00ce_0015
0x00cf_0015
Timer Channel 2 Register
Low (TIMC2L)
Read:
Write:
Reset:
Bit 7
0
Bit 15
0x00ce_0016
0x00cf_0016
Timer Channel 3 Register
High (TIMC3H)
Read:
Write:
Reset:
Bit 15
0
6
0
6
0
14
14
0
6
6
0
14
0
14
14
0
6
14
0
6
6
0
14
14
0
5
0
5
0
13
13
0
5
5
0
13
0
13
13
0
5
13
0
5
5
0
13
13
0
4
0
12
12
0
4
4
0
12
0
12
12
0
4
12
0
4
4
0
12
12
0
4
0
Bit Number
3
0
3
0
11
11
0
3
3
0
11
0
11
11
0
3
11
0
3
3
0
11
11
0
2
0
2
0
10
10
0
2
2
0
10
0
10
10
0
2
10
0
2
2
0
10
10
0
1
0
1
0
9
9
0
1
1
0
9
9
0
1
0
9
9
0
1
1
0
9
9
0
Bit 0
0
P = Current pin state
MMC2107 – Rev. 2.0
MOTOROLA
U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 30 of 34)
System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
83
Bit 0
0
Bit 8
Bit 8
0
Bit 0
Bit 0
0
Bit 8
0
Bit 8
Bit 8
0
Bit 0
Bit 8
0
Bit 0
Bit 0
0
Bit 8
Bit 8
0
System Memory Map
Freescale Semiconductor, Inc.
Address
Bit 7
0x00ce_0017
0x00cf_0017
Timer Channel 3 Register
Low (TIMC3L)
Read:
Write:
Reset:
0x00ce_0018
0x00cf_0018
0x00ce_0019
0x00cf_0019
0x00ce_001a
0x00cf_001a
Bit 7
0
Bit 7
0 Pulse Accumulator
Control Register
(TIMPACTL)
Read:
Write:
Reset: 0
Bit 7
0
Pulse Accumulator Flag
Register (TIMPAFLG)
Read:
Write:
Reset: 0
Bit 15
Pulse Accumulator
Counter Register High
(TIMPACNTH)
Read:
Write:
Reset:
Bit 15
0
Bit 7
0x00ce_001b
0x00cf_001b
Register Name
Pulse Accumulator
Counter Register Low
(TIMPACNTL)
Read:
Write:
Reset:
Bit 7
0
Bit 7
0x00ce_001c
0x00cf_001c
Reserved
6
6
0
6
PAE
0
6
0
5
5
0
5
PAMOD PEDGE
0
5
0
0
4
0
4
0
4
4
Bit Number
3
3
0
3
CLK1
0
3
0
2
2
0
2
CLK0
0
2
0
0
14
14
0
6
0
13
13
0
5
0
12
12
0
4
0
11
11
0
3
0
10
10
0
2
6 5 4 3 2 1
0
6
0
5
0
4
0
3
0
2
0
1
Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
PAOVF
0
9
9
0
1
1
1
0
1
PAOVI
0
1
PAIF
0
Bit 8
Bit 8
0
Bit 0
Bit 0
0
Bit 0
Bit 0
Bit 0
0
Bit 0
PAI
0
Bit 0
0x00ce_001d
0x00cf_001d
Timer Port Data Register
(TIMPORT)
Read:
Write:
Reset:
Bit 7
0
0x00ce_001e
0x00cf_001e
Timer Port Data Direction
Register (TIMDDR)
Read:
Write:
Reset:
0
Bit 7
0
0
0
6
0
6
0
0
0
5
0
5
0
0
0
4
0
4
0
0
3 2 1 Bit 0
PORTT3 PORTT2 PORTT1 PORTT0
0
3
0
2
0
1
0
Bit 0
DDRT3 DDRT2 DDRT1 DDRT0
0 0 0 0
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 31 of 34)
Technical Data
84 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00ce_001f
0x00cf_001f
Register Name
Timer Test Register
(TIMTST)
Read:
Write:
Reset:
Bit 7
0
0
Bit 7
6
0
0
6
5
0
0
5
4
0
0
4
Bit Number
3
0
0
3
2
0
0
2
1
0
0
1
Bit 0
0
0
Bit 0
0x00ce_0020
↓
0x00ce_ffff
0x00cf_0030
↓
0x00cf_ffff
Unimplemented Access results in the module generating an access termination transfer error.
Non-Volatile Memory FLASH (CMFR)
0x00d0_0000
0x00d0_0001
0x00d0_0002
0x00d0_0003
CMFR Module
Configuration Register
(CMFRMCR)
Read:
Write:
Reset:
Bit 31
FSTOP
30
FDBG
29
0
28
EME
27
SIE
26
LOCKCTL
25
DIS
Bit 24
RSVD24
0
Bit 23
0
22
0
21
Note 1
20
0
19
0
18
Note 1
17
0
Bit 16
Read:
Write:
Reset:
SUPV7 SUPV6 SUPV5 SUPV4 SUPV3 SUPV2 SUPV1 SUPV0
1
Bit 15
1
14
1
13
1
12
1
11
1
10
1
9
1
Bit 8
Read:
Write:
DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
Reset: 0
Bit 7
0
6
0
5
0
4
0
3
0
2
0
1
0
Bit 0
Read:
Write:
PROTECT7 PROTECT6 PROTECT5 PROTECT4 PROTECT3 PROTECT2 PROTECT1 PROTECT0
Reset: 1 1 1 1 1 1 1 1
Notes:
1. Reset state is defined by reset override.
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 32 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
85
System Memory Map
Freescale Semiconductor, Inc.
Address
0x00d0_0004
0x00d0_0005
0x00d0_0006
0x00d0_0007
0x00d0_0008
0x00d0_0009
0x00d0_000a
0x00d0_000b
Register Name
CMFR Module Test
Register (CMFRMTR)
Read:
Write:
Reset:
Bit 31
0
30
0
29
0
28
0
Bit Number
27
0
26
0
25
0
Bit 24
0
Read:
Write:
Reset:
Bit 23
0
22
0
21
0
20
0
19
0
18
0
17
0
Bit 16
0
Read:
Write:
Reset:
Read:
Write:
Reset:
Bit 15
0
Bit 7
0
14
0
6
RSVD6
13
0
5
GDB
12
0
4
0
11
NVR
0
3
0
10
PAWS2
0
2
0
9
PAWS1
0
1
0
Bit 8
PAWS0
0
Bit 0
0
CMFR High-Voltage
Control Register
(CMFRCTL)
Read:
Write:
Reset:
Read:
Write:
Reset:
Reset:
Read:
Write:
Reset:
0
Bit 31
HVS
0
Bit 23
0
0
0
Bit 7
0
0
0
30
0
0
22
CLKPM6
0
0
6
RSVD6
0
0
29
SCLKR2
0
21
CLKPM5
0
0
5
1
1
0
28
SCLKR1
0
20
CLKPM4
0
0
4
0
0
0
27
SCLKR0
0
19
CLKPM3
0
0
3
0
0
0
26
0
0
18
CLKPM2
0
0
2
ERASE
0
0
25
CLKPE1
0
17
CLKPM1
0
0
Bit 24
CLKPE0
0
Bit 16
CLKPM0
0
Bit 15 14 13 12 11 10 9 Bit 8
Read:
Write:
BLOCK7 BLOCK6 BLOCK5 BLOCK4 BLOCK3 BLOCK2 BLOCK1 BLOCK0
0
1
SES
0
0
Bit 0
EHV
0
P = Current pin state
Technical Data
86
U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 33 of 34)
System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
System Memory Map
Register Map
Address
0x00d0_000c
↓
0x00d0_001c
Register Name
Unimplemented
Bit 7 6 5 4
Bit Number
3 2 1
Access results in the module generating an access termination transfer error.
Bit 0
Bit 7 6 5 4 3 2 1 Bit 0
Access results in a bus monitor timeout generating an access termination transfer error.
0x00d0_001d
↓
0x7fff_ffff
Unimplemented
P = Current pin state U = Unaffected = Writes have no effect and the access terminates without a transfer error exception.
Figure 2-2. Register Summary (Sheet 34 of 34)
MMC2107 – Rev. 2.0
MOTOROLA System Memory Map
For More Information On This Product,
Go to: www.freescale.com
Technical Data
87
System Memory Map
Freescale Semiconductor, Inc.
Technical Data
88 System Memory Map
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 3. Chip Configuration Module (CCM)
3.1 Contents
MMC2107 – Rev. 2.0
MOTOROLA
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90
Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Single-Chip Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Emulation Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .91
Factory Access Slave Test (FAST) Mode . . . . . . . . . . . . . . 91
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .92
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
Programming Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
Chip Configuration Register . . . . . . . . . . . . . . . . . . . . . . . 94
Reset Configuration Register . . . . . . . . . . . . . . . . . . . . . . 97
Chip Identification Register . . . . . . . . . . . . . . . . . . . . . . . 99
Chip Test Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Reset Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
Chip Mode Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Boot Device Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
Output Pad Strength Configuration . . . . . . . . . . . . . . . . . .105
Clock Mode Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105
Internal FLASH Configuration . . . . . . . . . . . . . . . . . . . . . . 106
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
89
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
3.2 Introduction
The chip configuration module (CCM) controls the chip configuration and mode of operation.
3.3 Features
The CCM performs these operations.
• Selects the chip operating mode:
– Master mode
– Single-chip mode
– Emulation mode
– Factory access slave test (FAST) mode for factory test only
• Selects external clock or phase-lock loop (PLL) mode with internal or external reference
• Selects output pad strength
• Selects boot device
• Selects module configuration
• Selects bus monitor configuration
3.4 Modes of Operation
The CCM configures the chip for four modes of operation:
• Master mode
• Single-chip mode
• Emulation mode
• FAST mode for factory test only
The operating mode is determined at reset and cannot be changed thereafter.
Technical Data
90 Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Modes of Operation
3.4.1 Master Mode
In master mode, the internal central processor unit (CPU) can access external memories and peripherals. Full master mode functionality requires the bonding out of the optional pins. The external bus consists of a 32-bit data bus and 23 address lines. Available bus control signals include R/W, TC[2:0], TSIZ[1:0], TA, TEA, OE, and EB[3:0]. Up to four chip selects can be programmed to select and control external devices and to provide bus cycle termination. When interfacing to 16-bit ports, the ports C and D pins and EB[3:2] can be configured as general-purpose input/output (I/O).
3.4.2 Single-Chip Mode
In single-chip mode, all memory is internal to the chip. External bus pins are configured as digital I/O.
3.4.3 Emulation Mode
Emulation mode supports external port replacement logic. All ports are emulated and all primary pin functions are enabled. Since the full external bus must be visible to support the external port replacement logic, the emulation mode pin configuration resembles master mode.
Full emulation mode functionality requires bonding out the optional pins.
Emulation mode chip selects are provided to give additional information about the bus cycle. Also, the signal SHS is provided as a strobe for capturing addresses and data during show cycles.
3.4.4 Factory Access Slave Test (FAST) Mode
FAST mode is for factory test only.
MMC2107 – Rev. 2.0
MOTOROLA Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
91
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
3.5 Block Diagram
RESET
CONFIGURATION
CHIP MODE
SELECTION
BOOT DEVICE
SELECTION
OUTPUT PAD
STRENGTH SELECTION
CLOCK MODE
SELECTION
MODULE
CONFIGURATION
CHIP CONFIGURATION REGISTER
RESET CONFIGURATION REGISTER
CHIP IDENTIFICATION REGISTER
CHIP TEST REGISTER
Figure 3-1. Chip Configuration Module Block Diagram
3.6 Signal Descriptions
provides an overview of the CCM signals. For more detailed
information, refer to Section 4. Signal Description .
Name
RCON
V
DDSYN
D[31:16]
Table 3-1. Signal Properties
Function
Reset configuration select
Clock mode select
Reset configuration overrides
Reset State
Internal weak pullup device
—
—
Technical Data
92 Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Memory Map and Registers
3.7 Memory Map and Registers
This subsection provides a description of the memory map and registers.
3.7.1 Programming Model
The CCM programming model consists of these registers:
• The chip configuration register (CCR) controls the main chip configuration.
• The reset configuration register (RCON) indicates the default chip configuration.
• The chip identification register (CIR) contains a unique part number.
• The chip test register (CTR) contains chip-specific test functions.
Some control register bits are implemented as write-once bits. These bits are always readable, but once the bit has been written, additional writes have no effect, except during debug mode and test operations.
Some write-once bits and test bits can be read and written while in debug mode or test mode. When debug or test mode is exited, the chip configuration module resumes operation based on the current register values. If a write to a write-once register bit occurs while in debug or test mode, the register bit remains writable on exit from debug or test mode.
shows the accessibility of write-once bits.
Table 3-2. Write-Once Bits Read/Write Accessibility
Configuration
All configurations
Debug operation (all modes)
Test operation (all modes)
Master mode
Single-chip mode
FAST mode
Emulation mode
Read/Write Access
Read-always
Write-always
Write-always
Write-once
Write-once
Write-once
Write-once
MMC2107 – Rev. 2.0
MOTOROLA Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
93
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
3.7.2 Memory Map
Table 3-3. Chip Configuration Module Memory Map
Address Bits 31–16 Bits 15–0 Access
(1)
0x00c1_0000
0x00c1_0004
0x00c1_0008
0x00c1_000c
Chip configuration register (CCR)
Reset configuration register (RCON)
Chip test register (CTR)
Reserved
(2)
Chip identification register (CIR)
Reserved
(2)
Unimplemented
(3)
S
S
S
—
1. S = CPU supervisor mode access only. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
2. Writing to reserved addresses has no effect; reading returns 0s.
3. Accessing an unimplemented address has no effect and causes a cycle termination transfer error.
3.7.3 Register Descriptions
The following subsection describes the CCM registers.
3.7.3.1 Chip Configuration Register
Address: 0x00c1_0000 and 0x00c1_0001
Read:
Write:
Bit 15
LOAD
14
0
13
SHEN
12
EMINT
11
0
10
MODE2
9
MODE1
Bit 8
MODE0
Reset: Note 1
Bit 7
Read: 0
0
6
Note 2
5
Note 2
4
0
3
Note 1
2
Note 1
1
Note 1
Bit 0
SZEN PSTEN SHINT BME BMD BMT1 BMT0
Write:
Reset: 0 Note 3 Note 2 0 1 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Notes:
1. Determined during reset configuration
2. 0 for all configurations except emulation mode, 1 for emulation mode
3. 0 for all configurations except emulation and master modes, 1 for emulation and master modes
Figure 3-2. Chip Configuration Register (CCR)
Technical Data
94 Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Memory Map and Registers
LOAD — Pad Driver Load Bit
The LOAD bit selects full or default drive strength for selected pad output drivers. For maximum capacitive load, set the LOAD bit to select full drive strength. For reduced power consumption, clear the
LOAD bit to select default drive strength.
1 = Full drive strength
0 = Default drive strength
Table 3-2 shows the read/write accessibility of this write-once bit.
SHEN — Show Cycle Enable Bit
The SHEN bit enables the external memory interface to drive the external bus during internal transfer operations.
1 = Show cycles enabled
0 = Show cycles disabled
In emulation mode, the SHEN bit is read-only. In all other modes, it is a read/write bit.
EMINT — Emulate Internal Address Space Bit
The EMINT bit enables chip select 1 (CS1) to decode the internal memory address space.
1 = CS1 decodes internal memory address space.
0 = CS1 decodes external memory address space.
The EMINT bit is read-always but can be written only in emulation mode.
MODE[2:0] — Chip Configuration Mode Field
This read-only field reflects the chip configuration mode, as shown in
Table 3-4. Chip Configuration Mode Selection
MODE[2:0]
111
110
10X
0XX
Chip Configuration Mode
Master mode
Single-chip mode
FAST mode
Emulation mode
MMC2107 – Rev. 2.0
MOTOROLA Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
95
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
SZEN — TSIZ[1:0] Enable Bits
This read/write bit enables the TSIZ[1:0] function of the external pins.
1 = TSIZ[1:0] function enabled
0 = TSIZ[1:0] function disabled
PSTEN — PSTAT[3:0] Signal Enable Bits
This read/write bit enables the PSTAT[3:0] function of the external pins.
1 = PSTAT[3:0] function enabled
0 = PSTAT[3:0] function disabled
SHINT — Show Interrupt Bit
The SHINT bit allows visibility to any active interrupt request to the processor. If the SHINT bit is set, the RSTOUT pin is the OR of the fast and normal interrupt signals.
1 = Internal requests reflected on RSTOUT pin
0 = Normal RSTOUT pin function
The SHINT bit is read/write always.
NOTE: The FRCRSTOUT function in the reset controller has a higher priority than the SHINT function.
BME — Bus Monitor External Enable Bit
The BME bit enables the bus monitor to operate during external bus cycles.
1 = Bus monitor enabled on external bus cycles
0 = Bus monitor disabled on external bus cycles
Table 3-2 shows the read/write accessibility of this write-once bit.
BMD — Bus Monitor Debug Mode Bit
The BMD bit controls how the bus monitor responds during debug mode.
1 = Bus monitor enabled in debug mode
0 = Bus monitor disabled in debug mode
This bit is read/write always.
Technical Data
96 Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Memory Map and Registers
BMT[1:0] — Bus Monitor Timing Field
The BMT field selects the timeout time for the bus monitor as shown in
Table 3-5. Bus Monitor Timeout Values
BMT[1:0]
00
01
10
11
Timeout Period
(in System Clocks)
64
32
16
8
Table 3-2 shows the read/write accessibility of these write-once bits.
3.7.3.2 Reset Configuration Register
The reset configuration register (RCON) is a read-only register; writing to RCON has no effect. At reset, RCON determines the default operation of certain chip functions. All default functions defined by the RCON values may be overridden during reset configuration only if the external
RCON pin is asserted.
Address: 0x00c1_0004 and 0x00c1_0005
Bit 15 14 13
Read: 0 0 0
Write:
Reset: 0
Bit 7
0
6
Read:
Write:
Reset:
1
RPLLSEL
1
1
RPLLREF
1
0
5
0
RLOAD
0
0
4
12
0
0
11
0
10
0
0
3
0
2
1
BOOTPS
0
BOOTSEL
0
1
9
0
0
Bit 8
0
0
Bit 0
0
MODE
0 1 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 3-3. Reset Configuration Register (RCON)
MMC2107 – Rev. 2.0
MOTOROLA Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
97
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Technical Data
98
RPLLSEL — PLL Mode Select Bit
When the PLL is enabled, the read-only RPLLSEL bit reflects the default PLL mode.
1 = Normal PLL mode
0 = 1:1 PLL mode
The default PLL mode can be overridden during reset configuration.
If the default mode is overridden, the PLLSEL bit in the clock module
SYNSR reflects the PLL mode.
RPLLREF — PLL Reference Bit
When the PLL is enabled in normal PLL mode, the read-only
RPLLREF bit reflects the default PLL reference.
1 = Crystal oscillator is PLL reference.
0 = External clock is PLL reference.
The default PLL reference can be overridden during reset configuration. If the default mode is overridden, the PLLREF bit in the clock module SYNSR reflects the PLL reference.
RLOAD — Pad Driver Load Bit
The read-only RLOAD bit reflects the pad driver strength configuration.
1 = Full drive strength
0 = Default drive strength
The default function of the pad driver strength can be overridden during reset configuration. If the default mode is overridden, the
LOAD bit in CCR reflects the pad driver strength configuration.
BOOTPS — Boot Port Size Bit
If the boot device is configured to be external, the read-only BOOTPS bit reflects the default selection for the boot port size.
1 = Boot device uses 32-bit port.
0 = Boot device uses 16-bit port.
The default function of the boot port size can be overridden during reset configuration. If the default mode is overridden, the PS bit in
CSCR0 reflects the boot device port size configuration.
BOOTSEL — Boot Select Bit
This read-only bit reflects the default selection for the boot device.
1 = Boot from external boot device
0 = Boot from internal boot device
Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Memory Map and Registers
The default function of the boot select can be overridden during reset configuration. If the default mode is overridden, the CSEN bit in
CSCR0 bit reflects the boot device configuration.
MODE — Chip Configuration Mode Bit
The read-only MODE bit reflects the default chip configuration mode.
1 = Master mode
0 = Single-chip mode
The default mode can be overridden during reset configuration. If the default mode is overridden, the MODE0 bit in CCR reflects the mode configuration.
3.7.3.3 Chip Identification Register
The chip identification register (CIR) is a read-only register; writing to
CIR has no effect.
Address: 0x00c1_0006 and 0x00c1_0007
Bit 15 14 13
Read:
0
PIN7
0
PIN6
0
PIN5
Write:
Reset:
Read:
0
Bit 7
0
PRN7
0
6
0
PRN6
0
5
0
PRN5
Write:
Reset: 0 0 0
12
1
PIN4
1
4
0
PRN4
0
11
0
PIN3
0
3
0
PRN3
0
10
1
PIN2
1
2
0
PRN2
0
9
1
PIN1
1
1
0
PRN1
0
Bit 8
1
PIN0
1
Bit 0
0
PRN0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 3-4. Chip Identification Register (CIR)
PIN[7:0] — Part Identification Number Field
This read-only field contains a unique identification number for the part.
PRN[7:0] — Part Revision Number Field
This read-only field contains the full-layer mask revision number. This number is increased by one for each new full-layer mask set of this part. The revision numbers are assigned in chronological order.
MMC2107 – Rev. 2.0
MOTOROLA Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
99
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
3.7.3.4 Chip Test Register
The chip test register (CTR) is reserved for factory testing.
NOTE: To safeguard against unintentionally activating test logic, write $0000 to the lock-out test features. Setting any bit in CTR may lead to unpredictable results.
Address: 0x00c1_0008 and 0x00c1_0009
Bit 15 14 13
Read: 0 0 0
Write:
Reset: 0
Bit 7
0
0
6
0
0
5
0 Read:
Write:
Reset: 0 0 0
0
4
0
12
0
0
3
0
11
0
0
2
0
10
0
0
1
0
9
0
Bit 8
0
0
Bit 0
0
0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 3-5. Chip Test Register (CTR)
3.8 Functional Description
Six functions are defined within the chip configuration module:
1. Reset configuration
2. Chip mode selection
3. Boot device selection
4. Output pad strength configuration
5. Clock mode selection
6. Module configuration
These functions are described here.
Technical Data
100 Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Functional Description
3.8.1 Reset Configuration
During reset, the pins for the reset override functions are immediately configured to known states, even if the clock source is not present.
shows the states of the external pins while in reset.
Table 3-6. Reset Configuration Pin States During Reset
D[28, 26, 23:21, 19:16],
PA[4, 2], PB[7:5, 3:0]
RCON
Pin
Pin
Function
(1)
I/O
Digital I/O or primary function
Input
RCON function for all modes
(2)
Input
Output
State
—
—
Input
State
Must be driven by external logic
Internal weak pullup device
V
DDSYN
Not affected Input —
Must be driven by external logic
1. If the external RCON pin is not asserted during reset, pin functions are determined by the default operation mode defined in the RCON register. If the external RCON pin is asserted, pin functions are determined by the chip operation mode defined by the override values driven on the external data bus pins.
2. During reset, the external RCON pin assumes its RCON pin function, but this pin changes to the function defined by the chip operation mode immediately after reset. See
.
If the RCON pin is not asserted during reset, the chip configuration and the reset configuration pin functions after reset are determined by RCON or fixed defaults, regardless of the states of the external data pins. The internal configuration signals are driven to levels specified by the RCON register’s reset state for default module configuration.
If the external RCON pin is asserted during reset, then various chip functions, including the reset configuration pin functions after reset, are configured according to the levels driven onto the external data pins.
(See
Table 3-7 .) The internal configuration signals are driven to reflect
the levels on the external configuration pins to allow for module configuration.
MMC2107 – Rev. 2.0
MOTOROLA Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
101
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Table 3-7. Configuration During Reset
(1)
Pin(s) Affected
D[31:0], SHS, TA, TEA,
CSE[1:0], TC[2:0], OE,
A[22:0], EB[3:0], CS[3:0]
CS[1:0]
Default
Configuration
V
DD
, V
DD
RCON0
,
RCON[3:2]
Override Pins in Reset
(2),(3)
D[26,17:16]
111
110
10X
0XX
D[19:18]
X0
01
11
D21
Function
Chip Mode Selected
Master mode
Single-chip mode
FAST mode
Emulation mode
Boot Device
Internal with 32-bit port
External with 16-bit port
External with 32-bit port
Output Pad Drive Strength
All output pins
Clock mode
RCON5
V
DDSYN
,
RCON[7:6]
0
1
V
DDSYN
, D[23:22]
Default strength
Full strength
Clock Mode
0XX
10X
110
111
External clock mode (PLL disabled)
1:1 PLL mode
Normal PLL mode with external clock reference
Normal PLL mode w/crystal oscillator reference
Internal FLASH configuration
V
DD
D28
1
Module Configuration
Internal FLASH enabled
0 Internal FLASH disabled
1. Modifying the default configurations is possible only if the external RCON pin is asserted.
2. The D[31:29, 27, 25:24, 20, 15:0] pins do not affect reset configuration.
3. The external reset override circuitry drives the data bus pins with the override values while RSTOUT is asserted. It must stop driving the data bus pins within one CLKOUT cycle after RSTOUT is negated. To prevent contention with the external reset override circuitry, the reset override pins are forced to inputs during reset and do not become outputs until at least one CLKOUT cycle after RSTOUT is negated.
Technical Data
102 Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Functional Description
3.8.2 Chip Mode Selection
The chip mode is selected during reset and reflected in the MODE field of the chip configuration register (CCR). Once reset is exited, the
operating mode cannot be changed. Table 3-8 shows the mode
selection during reset configuration.
Table 3-8. Chip Configuration Mode Selection
(1)
Chip Configuration
Mode
Master mode
Single-chip mode
FAST mode
Emulation mode
MODE2
D26 driven high
CCR Register MODE Field
MODE1
D17 driven high
MODE0
D16 driven high
D26 driven high
D26 driven high
D26 driven low
D17 driven high
D17 driven low
D17 don’t care
D16 driven low
D16 don’t care
D16 don’t care
1. Modifying the default configurations is possible only if the external RCON pin is asserted.
During reset, certain module configurations depend on whether emulation mode is active as determined by the state of the internal emulation signal.
3.8.3 Boot Device Selection
During reset configuration, the CS0 chip select pin is optionally configured to select an external boot device. In this case, the CSEN bit in CSCR0 is set, enabling CS0 after reset. CS0 will be asserted for the initial boot fetch accessed from address 0x0. It is assumed that the reset vector loaded from address 0x0 causes the CPU to start executing from external memory space decoded by CS0. Also, the PS bit is configured for either a 16-bit or 32-bit port size depending on the external boot
.
In emulation mode, the CS1 chip select pin is optionally configured for emulating an internal memory. In emulation mode and booting from internal memory, the CSEN bit in CSCR1 is set, enabling CS1 after reset.
MMC2107 – Rev. 2.0
MOTOROLA Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
103
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Table 3-9. Chip Select CS0 Configuration Encoding
Chip Select CS0 Control
Chip select disabled (32-bit port size)
CSCR0
Register
CSCR1
Register
CSEN Bit PS Bit CSEN Bit
0
1
1
0
1
(1)
0 Chip select enabled with 16-bit port size
Chip select enabled with 32-bit port size 1 1 0
1. CSCR1 CSEN is initially set only in emulation mode when booting from internal memory and is cleared otherwise.
Once reset is exited, the states of the CSEN and PS bits in CSCR0 and the CSEN bit in CSCR1 remain, but can be modified by software.
NOTE: When booting externally, the D28 pin should be driven low during reset configuration to disable the internal FLASH located at address 0x0 so that no conflict exists with the external boot device.
The boot device selection during reset configuration is summarized in
Table 3-10. Boot Device Selection
(1)
Boot Device Selection
CSEN Bit
CSCR0
Register
PS Bit
CSCR1
Register
CSEN Bit
Internal boot device; default 32-bit port
External boot device with 16-bit port
D18 driven low
D18 driven high
D19 don’t care
D19 driven low
D18 driven low
D18 driven high
External boot device with 32-bit port
D18 driven high D19 driven high D18 driven high
1. Modifying the default configurations is possible only if the external RCON pin is asserted.
Technical Data
104 Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
Functional Description
3.8.4 Output Pad Strength Configuration
Output pad strength is determined during reset configuration as shown
. Once reset is exited, the output pad strength configuration can be changed by programming the LOAD bit of the chip configuration register.
Table 3-11. Output Pad Driver Strength Selection
(1)
Optional Pin Function Selection
Output pads configured for default strength
CCR Register LOAD Bit
D21 driven low
Output pads configured for full strength D2 driven high
1. Modifying the default configurations is possible only if the external RCON pin is asserted low.
3.8.5 Clock Mode Selection
The clock mode is selected during reset and reflected in the PLLMODE,
PLLSEL, and PLLREF bits of SYNSR. Once reset is exited, the clock mode cannot be changed.
summarizes clock mode selection during reset configuration.
Table 3-12. Clock Mode Selection
(1)
Clock Mode
External clock mode; PLL disabled
1:1 PLL mode
Normal PLL mode; external clock reference
Normal PLL mode; crystal oscillator reference
Synthesizer Status Register (SYNSR)
MODE Bit PLLSEL Bit PLLREF Bit
V
DDSYN
driven low
V
DDSYN
driven high
V
DDSYN
driven high
V
DDSYN
driven high
D23 don’t care
D23 driven low
D23 driven high
D23 driven high
1. Modifying the default configurations is possible only if the external RCON pin is asserted low.
D22 don’t care
D22 don’t care
D22 driven low
D22 driven high
MMC2107 – Rev. 2.0
MOTOROLA Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
105
Freescale Semiconductor, Inc.
Chip Configuration Module (CCM)
3.8.6 Internal FLASH Configuration
During reset configuration, the D28 pin controls whether or not the internal FLASH is enabled or disabled as shown in
.
Table 3-13. Internal FLASH Configuration
(1)
Internal FLASH Configuration
Internal FLASH enabled
External D28 State
D28 pin driven high
Internal FLASH disabled D28 pin driven low
1. Modifying the default configurations is possible only if the external RCON pin is asserted low.
3.9 Reset
Reset initializes CCM registers to a known startup state as described in
3.7 Memory Map and Registers . The CCM controls chip configuration
at reset as described in
3.10 Interrupts
The CCM does not generate interrupt requests.
Technical Data
106 Chip Configuration Module (CCM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 4. Signal Description
4.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
Package Pinout Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
MMC2107 Specific Implementation Signal Issues . . . . . . . . .120
RSTOUT Signal Functions . . . . . . . . . . . . . . . . . . . . . . . . . 120
INT Signal Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .121
Reset Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Reset In (RESET) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Reset Out (RSTOUT). . . . . . . . . . . . . . . . . . . . . . . . . . . 121
Phase-Lock Loop (PLL) and Clock Signals . . . . . . . . . . . . 122
External Clock In (EXTAL) . . . . . . . . . . . . . . . . . . . . . . .122
Crystal (XTAL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Clock Out (CLKOUT) . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
External Memory Interface Signals . . . . . . . . . . . . . . . . . .122
Data Bus (D[31:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122
Show Cycle Strobe (SHS) . . . . . . . . . . . . . . . . . . . . . . .123
Transfer Acknowledge (TA) . . . . . . . . . . . . . . . . . . . . . . 123
Transfer Error Acknowledge (TEA) . . . . . . . . . . . . . . . . 123
Emulation Mode Chip Selects (CSE[1:0]) . . . . . . . . . . . 123
Transfer Code (TC[2:0]) . . . . . . . . . . . . . . . . . . . . . . . . . 123
Read/Write (R/W). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123
Address Bus (A[22:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Enable Byte (EB[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Chip Select (CS[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Output Enable (OE) . . . . . . . . . . . . . . . . . . . . . . . . . . . .124
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
107
Signal Description
Freescale Semiconductor, Inc.
Edge Port Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
External Interrupts (INT[7:6]) . . . . . . . . . . . . . . . . . . . . . 124
External Interrupts (INT[5:2]) . . . . . . . . . . . . . . . . . . . . . 124
External Interrupts (INT[1:0]) . . . . . . . . . . . . . . . . . . . . . 125
Serial Peripheral Interface Module Signals . . . . . . . . . . . . 125
Master Out/Slave In (MOSI). . . . . . . . . . . . . . . . . . . . . . 125
Master In/Slave Out (MISO). . . . . . . . . . . . . . . . . . . . . . 125
Serial Clock (SCK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Slave Select (SS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Serial Communications Interface Module Signals . . . . . . . 125
Receive Data (RXD1 and RXD2) . . . . . . . . . . . . . . . . . . 125
Transmit Data (TXD1 and TXD2). . . . . . . . . . . . . . . . . . 126
Timer Signals (ICOC1[3:0] and ICOC2[3:0]) . . . . . . . . . . . 126
Analog-to-Digital Converter Signals . . . . . . . . . . . . . . . . . . 126
Analog Inputs (PQA[4:3], PQA[1:0], . . . . . . . . . . . . . . . . . .
and PQB[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
) . . . . . . . . . . . . . . . . . 126
) . . . . . . . . . . . . . . . . . .126
) . . . . . . . . . . . . . . . . . . . . . . . . . 126
Debug and Emulation Support Signals . . . . . . . . . . . . . . . 127
Test Reset (TRST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Clock (TCLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Mode Select (TMS) . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Data Input (TDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Data Output (TDO). . . . . . . . . . . . . . . . . . . . . . . . . 127
Debug Event (DE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Test Signal (TEST). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128
Power and Ground Signals . . . . . . . . . . . . . . . . . . . . . . . . 128
Power for FLASH Erase/Program (V
Power and Ground for FLASH Array
) . . . . . . . . . . . . . . . . . . . . . . . . . . . .128
) . . . . . . . . . . . . . . . . . . . . . . . . . 128
). . . . . . . . . . . . . . . . . . . . . . . . . . . 128
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .128
Technical Data
108 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Introduction
4.2 Introduction
The MMC2107 is available in two packages:
• 100-pin Joint-Electron Device Engineering Council (JEDEC) low-profile quad flat pack (LQFP) — The 100-pin device is a minimum pin set for single-chip mode implementation.
• 144-pin JEDEC LQFP — The 144-pin implementation includes 44 optional pins as a bond-out option to:
– Accommodate an expanded set of features
– Allow expansion of the number of general-purpose input/output (I/O)
– Utilize off-chip memory
– Provide enhanced support for development purposes
The optional group of pins includes:
• 23 address output lines
• Four chip selects
• Two emulation chip selects
• Four byte/write enables
• Read/write (R/W) signal
• Output enable signal
• Three transfer code signals
• Six power/ground pins
NOTE: The optional pins are either all present or none of them are present.
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
109
Freescale Semiconductor, Inc.
Signal Description
4.3 Package Pinout Summary
Refer to:
•
Table 4-1 for a summary of the pinouts for both packages
•
and Figure 4-2 for a pictorial view of the pinouts
•
Table 4-2 for a brief description of each signal
Table 4-1. Package Pinouts (Sheet 1 of 5)
19
20
21
22
23
24
9
10
11
12
13
14
15
16
17
18
Pin Number
144-Pin Package 100-Pin Package
1 1
2
3
4
2
3
4
5
6
7
5
—
6
8 —
13
14
15
16
—
—
—
7
—
8
—
—
9
10
11
12
Pin Name
A10
D23 / PB7
A9
A8
D22 / PB6
D21 / PB5
D20 / PB4
V
SS
V
DD
D19 / PB3
D18 / PB2
D17 / PB1
A7
A6
D30 / PA6
D29 / PA5
D28 / PA4
D27 / PA3
D26 / PA2
A11
D25 / PA1
V
SS
V
DD
D24 / PA0
Technical Data
110 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Package Pinout Summary
Table 4-1. Package Pinouts (Sheet 2 of 5)
45
46
47
48
49
50
51
52
53
54
55
33
38
39
40
34
35
36
37
41
42
43
44
Pin Number
144-Pin Package
25
100-Pin Package
17
29
30
31
26
27
28
—
18
—
—
19
20
32 21
22
27
28
29
23
24
25
26
30
31
32
—
—
33
—
34
—
—
35
36
37
38
39
Pin Name
D11 / PC3
D10 / PC2
D9 / PC1
D8 / PC0
D7 / PD7
D6 / PD6
D5 / PD5
D4 / PD4
D3 / PD3
V
SS
V
DD
D2 / PD2
D16 / PB0
A5
D15 / PC7
A4
A3
D14 / PC6
D13 / PC5
V
SS
V
DD
D12 / PC4
A2
D1 / PD1
A1
A0
D0 / PD0
ICOC23
ICOC22
ICOC21
ICOC20
Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
111
Signal Description
Freescale Semiconductor, Inc.
Technical Data
112
Table 4-1. Package Pinouts (Sheet 3 of 5)
77
78
79
80
81
82
83
84
85
74
75
76
65
69
70
71
72
66
67
68
73
Pin Number
144-Pin Package
56
100-Pin Package
40
60
61
62
63
57
58
59
41
42
—
—
43
—
44
64 —
52
53
54
—
47
48
49
50
45
—
46
51
55
—
56
—
—
57
—
58
—
Pin Name
TXD2
TC2
RXD2
TXD1
RXD1
INT0
INT1
V
SSF
V
DDF
INT2
V
SS
V
DD
TC1
ICOC13
ICOC12
ICOC11
R/W
CSE1
ICOC10
CSE0
TEST
V
SS
V
DD
INT3
TC0
CS3
INT4
CS2
INT5
CS1
Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Package Pinout Summary
Table 4-1. Package Pinouts (Sheet 4 of 5)
103
104
105
106
107
108
109
110
111
112
Pin Number
144-Pin Package
86
100-Pin Package
—
87
88
89
90
91
92
96
97
98
93
94
95
99
100
101
102
—
67
—
65
66
—
68
—
—
69
59
60
61
62
63
64
70
74
75
76
77
78
71
72
73
79
113
114
115
80
81
82
Pin Name
TA / PE6
EB1
EB0
TEA / PE5
V
DDH
PQB3
PQB2
PQB1
PQB0
PQA4
PQA3
PQA1
PQA0
V
RL
V
RH
V
SSA
V
DDA
CS0
V
PP
INT6
INT7
MOSI
MISO
V
STBY
SCK
SS
OE
EB3
SHS / PE7
EB2
Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
113
Signal Description
Freescale Semiconductor, Inc.
Table 4-1. Package Pinouts (Sheet 5 of 5)
127
128
129
130
131
132
133
134
135
136
137
138
139
140
Pin Number
144-Pin Package
116
100-Pin Package
—
117
118
119
120
121
122
—
83
—
84
—
—
123
124
125
126
85
86
87
88
141
142
143
144
97
98
99
100
89
90
91
93
—
94
92
—
—
—
—
95
—
96
Pin Name
EXTAL
V
SSSYN
V
SS
CLKOUT
V
DD
TCLK
A17
A16
TDI
A15
TDO
A22
A21
RESET
A20
RSTOUT
A19
A18
V
DDSYN
XTAL
A14
A13
TMS
A12
V
SS
V
DD
TRST
DE
D31 / PA7
Technical Data
114 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Package Pinout Summary
17
18
19
20
13
14
15
16
9
10
11
12
7
8
5
6
1
2
3
4
33
34
35
36
29
30
31
32
25
26
27
28
21
22
23
24
D20
V
SS
V
DD
D19
D18
D17
A7
A6
D16
V
SS
V
DD
D24
A10
D23
A9
A8
D22
D21
D30
D29
D28
D27
D26
A11
D25
A5
D15
A4
A3
D14
D13
V
SS
V
DD
D12
D11
D10
PQA4
PQB0
PQB1
PQB2
PQB3
V
DDH
TEA
EB0
EB1
TA
EB2
SHS
EB3
OE
SS
SCK
V
STBY
MISO
MOSI
INT7
INT6
V
PP
CS0
CS1
INT5
CS2
INT4
CS3
TC0
INT3
TC1
V
DD
V
SS
INT2
V
DDF
V
SSF
90
89
88
87
94
93
92
91
98
97
96
95
102
101
100
99
108
107
106
105
104
103
78
77
76
75
74
73
82
81
80
79
86
85
84
83
Figure 4-1. 144-Pin LQFP Assignments
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
115
Signal Description
Freescale Semiconductor, Inc.
13
14
15
16
17
8
9
10
11
12
6
7
4
5
1
2
3
18
19
20
21
22
23
24
25
V
SS
V
DD
PB3
PB2
PB1
PB0
PB7
PB6
PB5
PB4
PA6
PA5
PA4
PA3
PA2
PA1
PA0
PC7
PC6
PC5
V
SS
V
DD
PC4
PC3
PC2
SS
SCK
V
STBY
MISO
MOSI
INT7
INT6
V
PP
INT5
INT4
INT3
V
DD
V
SS
INT2
V
DDF
V
SSF
PQA4
PQB0
PQB1
PQB2
PQB3
V
DDH
PE5
PE6
PE7
64
63
62
61
60
68
67
66
65
59
58
57
56
55
54
53
52
51
72
71
70
69
75
74
73
Figure 4-2. 100-Pin LQFP Assignments
Technical Data
116 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Package Pinout Summary
D[31:0]
SHS
TA
TEA
CSE[1:0]
TC[2:0]
R/W
A[22:0]
EB[3:0]
CS[3:0]
OE
Name
(1)
RESET
RSTOUT
EXTAL
XTAL
CLKOUT
V
DDSYN
V
SSSYN
INT[7:6]
INT[5:2]
INT[1:0]
Table 4-2. Signal Descriptions (Sheet 1 of 3)
Alternate Qty.
Dir.
Input
Hyst.
Input
Sync.
(2)
Drive
Strength
Control
(3)
Pullup
(4)
Reset
— 1 I/O
Y Y — Pullup
SHOWINT
—
—
—
1 I/O
(6) —
1 I
1 O
1 I/O
Clock
N
—
—
—
N
—
—
LOAD
—
—
LOAD
—
—
—
—
— 1 I — — — —
— 1 I — — —
PA[7:0], PB[7:0]
PC[7:0], PD[7:0]
External Memory Interface and Ports
32 I/O Y Y LOAD
RCON / PE7
PE6
PE5
PE[4:3]
PE[2:0]
PF7
1
1
1
2
3
1
I/O
I/O
I/O
I/O
I/O
I/O
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
LOAD
LOAD
LOAD
LOAD
LOAD
LOAD
PF[6:0], PG[7:0]
PH[7:0]
PI[7:4]
PI[3:0]
23
4
4
I/O Y Y
Y
Y
LOAD
LOAD
LOAD
—
TSIZ[1:0] / GPIO
PSTAT[3:0] / GPIO
GPIO
1
2
4
2
I/O Y
I/O
I/O
Y
—
Edge Port
I/O Y
I/O
I/O
Y
Y
—
Y
Y
Y
LOAD
LOAD
LOAD
LOAD
—
—
Pullup
Pullup
Pullup
Pullup
Pullup
Pullup
Pullup
Pullup
Pullup
—
—
—
—
Output
Driver
(ST/OD/SP)
(5)
—
ST
—
—
ST
ST
ST
SP
SP
ST
ST
ST
ST
ST
ST
ST
ST
ST
—
—
—
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
117
Freescale Semiconductor, Inc.
Signal Description
Name
(1)
MOSI
MISO
SCK
SS
TXD1
RXD1
TXD2
RXD2
ICOC13
ICOC1[2:0]
ICOC23
ICOC2[2:0]
PQA4–PQA3,
PQA1–PQA0
PQB[3:0]
V
RH
V
RL
V
DDA
V
SSA
V
DDH
Table 4-2. Signal Descriptions (Sheet 2 of 3)
Alternate Qty.
Dir.
Input
Hyst.
Input
Sync.
(2)
Drive
Strength
Control
(3)
Pullup
(4)
Serial Peripheral Interface (SPI)
GPIO
GPIO
GPIO
GPIO
1
1
1
1
I/O
I/O
I/O
I/O
Y
Y
Y
Y
Y
Y
Y
Y
RDPSP0
Pullup
RDPSP0 Pullup
RDPSP0 Pullup
RDPSP0 Pullup
GPIO
Serial Communication Interface (SCI1 and SCI2)
1 I/O Y Y RDPSCI0 Pullup
GPIO 1 I/O Y Y RDPSCI0 Pullup
GPIO
GPIO
1
1
I/O
I/O
Y
Y
Y
Y
RDPSCI0 Pullup
RDPSCI0
Pullup
Timer 1 and Timer 2
IC / OC / PAI / GPIO
IC / OC / GPIO
IC / OC / PAI / GPIO
IC / OC / GPIO
1
3
1
3
I/O
I/O
I/O
I/O
Y
Y
Y
Y
Y
Y
Y
Y
RDPT
RDPT
RDPT
RDPT
Pullup
Pullup
Pullup
Pullup
Queued Analog-to-Digital Converter (QADC)
Output
Driver
(ST/OD/SP)
(5)
ST / OD
(7)
ST / OD
ST / OD
ST / OD
ST / OD
ST / OD
ST / OD
ST / OD
ST
ST
ST
ST
GPIO
—
—
—
GPI
—
—
I/O
I
I
I
I
I
I
4
1
1
1
4
1
1
Y
—
—
—
Y
—
—
Y
—
—
—
Y
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
ST
—
—
—
—
—
—
Technical Data
118 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Package Pinout Summary
Name
(1)
TRST
TCLK
TMS
TDI
TDO
DE
TEST
V
PP
V
DDF
V
SSF
V
STBY
V
DD
V
SS
V
DD
V
SS
—
—
—
—
—
—
—
—
Total
Total with optional pins
Table 4-2. Signal Descriptions (Sheet 3 of 3)
Alternate Qty.
Dir.
Input
Hyst.
Input
Sync.
(2)
Drive
Strength
Control
(3)
Pullup
(4)
—
—
—
—
—
—
—
Debug and JTAG Test Port Control
1
1
1
1
I
I
I
Y
Y
Y
N
N
N
1
1
1
I
O
(8)
I/O
Y
—
N
—
Y N
I
Test
Y
Power Supplies
N
—
—
—
—
LOAD
LOAD
—
Pullup
Pullup
Pullup
Pullup
—
Pullup
—
1
1
1
1
5
5
3
3
100
144
I
I
I
I
I
I
I
I —
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Output
Driver
(ST/OD/SP)
(5)
—
—
—
—
—
—
—
—
—
—
—
ST
OD
—
—
1. Shaded signals are for optional bond-out for 144-pin package.
2. Synchronized input used only if signal configured as a digital I/O. RESET signal is always synchronized, except in lowpower stop mode.
3. LOAD (chip configuration register bit), RDPSP0 (SPIPURD register bit in SPI), RDPSCI0 (SCIPURD register bit in both
SCIs), RDPT (TIMSCR2 register bit in both timers)
4. All pullups are disconnected when the signal is programmed as an output.
5. Output driver type: ST = standard, OD = standard driver with open-drain pulldown option selected, SP = special
6. Digital input function for RSTOUT, CLKOUT, OE, and digital output function for RESET used only for JTAG boundary scan
7. Open-drain and pullup function selectable via programmer’s model in module configuration registers
8. Three-state output with no input function
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
119
Freescale Semiconductor, Inc.
Signal Description
4.4 MMC2107 Specific Implementation Signal Issues
Most modules are designed to allow expanded capabilities if all the module signals to the pads are implemented. This subsection discusses how these modules are implemented on the MMC2107.
4.4.1 RSTOUT Signal Functions
The RSTOUT signal has these multiple functions:
• Whenever the internal system reset is asserted, the RSTOUT signal will always be asserted to indicate the reset condition to the system.
• If the internal reset is not asserted, then setting the FRCRSTOUT bit in the reset control register will assert the RSTOUT signal for as long as the FRCRSTOUT bit is set.
• If the internal reset is not asserted and the FRCRSTOUT bit is not set, then setting the SHOWINT bit in the chip configuration register will reflect internal interrupt requests out to the RSTOUT signal.
• If the internal reset is not asserted and the FRCRSTOUT bit is not set and the SHOWINT bit is not set, then the RSTOUT signal will be negated to indicate to the system that there is no reset condition.
CAUTION: External logic used to drive reset configuration data during reset needs to be considered when using the RSTOUT signal for a function other than an indication of reset.
Technical Data
120 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Signal Descriptions
4.4.2 INT Signal Functions
The INT signals have these multiple functions:
• If the SZEN bit in the chip configuration register is set, then
INT[7:6] will be used to reflect the state of the TSIZ[1:0] signals from the M•CORE.
• If the PSTEN bit in the chip configuration register is set, then
INT[5:2] will be used to reflect the state of the PSTAT[3:0] signals from the M•CORE.
NOTE: If the SZEN or PSTEN bits are set during emulation mode, then the corresponding edge port INT functions are lost and will not be emulated externally.
The default reset values for PUPSCI1 and PUPSCI0 will be 0. Thus, the pullup function is disabled by default.
4.5 Signal Descriptions
This subsection provides a brief description of the signals. For more detailed information, reference the module section.
4.5.1 Reset Signals
These signals are used to either reset the chip or as a reset indication.
4.5.1.1 Reset In (RESET)
This active-low input signal is used as an external reset request.
4.5.1.2 Reset Out (RSTOUT)
This active-low output signal is an indication that the internal reset controller has reset the chip. When RSTOUT is active, the user may drive override options on the data bus. RSTOUT is three-stated in phase-lock loop (PLL) test mode.
RSTOUT may also be used to reflect an indication of an internal interrupt request.
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
121
Freescale Semiconductor, Inc.
Signal Description
4.5.2 Phase-Lock Loop (PLL) and Clock Signals
These signals are used to support the on-chip clock generation circuitry.
4.5.2.1 External Clock In (EXTAL)
This input signal is always driven by an external clock input except when used as a connection to the external crystal when the internal oscillator circuit is used. The clock source is configured during reset.
4.5.2.2 Crystal (XTAL)
This output signal is used as a connection to the external crystal when the internal oscillator circuit is used. XTAL should be grounded when using an external clock input.
4.5.2.3 Clock Out (CLKOUT)
This output signal reflects the internal system clock.
4.5.2.4 Synthesizer Power (V
DDSYN
and V
SSSYN
)
These are dedicated quiet power and ground supply signals for the frequency synthesizer circuit.
4.5.3 External Memory Interface Signals
In addition to the function stated here, these signals can be configured as discrete I/O signals also.
4.5.3.1 Data Bus (D[31:0])
These three-state bidirectional signals provide the general-purpose data path between the microcontroller unit (MCU) and all other devices.
Technical Data
122 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Signal Descriptions
4.5.3.2 Show Cycle Strobe (SHS)
This output signal is used in emulation mode as a strobe for capturing addresses, controls, and data during show cycles. This signal is also used as RCON.
NOTE: This input signal, used only during reset, indicates whether the states on the external signals affect the chip configuration.
4.5.3.3 Transfer Acknowledge (TA)
This signal indicates that the external data transfer is complete. During a read cycle, when the processor recognizes TA, it latches the data and then terminates the bus cycle. During a write cycle, when the processor recognizes TA, the bus cycle is terminated. This signal is an input in master and emulation modes.
4.5.3.4 Transfer Error Acknowledge (TEA)
This signal indicates an error condition exists for the bus transfer. The bus cycle is terminated and the central processor unit (CPU) begins execution of the access error exception. This signal is an input in master and emulation modes.
4.5.3.5 Emulation Mode Chip Selects (CSE[1:0])
These output signals provide information for development support.
4.5.3.6 Transfer Code (TC[2:0])
These output signals indicate the data transfer code for the current bus cycle.
4.5.3.7 Read/Write (R/W)
This output signal indicates the direction of the data transfer on the bus.
A logic 1 indicates a read from a slave device and a logic 0 indicates a write to a slave device.
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
123
Freescale Semiconductor, Inc.
Signal Description
4.5.3.8 Address Bus (A[22:0])
These output signals provide the address for the current bus transfer.
4.5.3.9 Enable Byte (EB[3:0])
These output signals indicate which byte of data is valid during external cycles.
4.5.3.10 Chip Select (CS[3:0])
These output signals select external devices for external bus transactions.
4.5.3.11 Output Enable (OE)
This output signal indicates when an external device can drive data during external read cycles.
4.5.4 Edge Port Signals
These signals are used by the edge port module.
4.5.4.1 External Interrupts (INT[7:6])
These bidirectional signals function as either external interrupt sources or GPIO. Also, these signals may be used to reflect the internal TSIZ[1:0] signals and externally to provide an indication of the M•CORE transfer size.
4.5.4.2 External Interrupts (INT[5:2])
These bidirectional signals function as either external interrupt sources or GPIO. Also, these signals may be used to reflect the internal
PSTAT[3:0] signals and externally to provide an indication of the
M•CORE processor status.
Technical Data
124 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Signal Descriptions
4.5.4.3 External Interrupts (INT[1:0])
These bidirectional signals function as either external interrupt sources or GPIO.
4.5.5 Serial Peripheral Interface Module Signals
These signals are used by the SPI module and may also be configured to be discrete I/O signals.
4.5.5.1 Master Out/Slave In (MOSI)
This signal is the serial data output from the SPI in master mode and the serial data input in slave mode.
4.5.5.2 Master In/Slave Out (MISO)
This signal is the serial data input to the SPI in master mode and the serial data output in slave mode.
4.5.5.3 Serial Clock (SCK)
The serial clock synchronizes data transmissions between master and slave devices. SCK is an output if the SPI is configured as a master and
SCK is an input if the SPI is configured as a slave.
4.5.5.4 Slave Select (SS)
This I/O signal is the peripheral chip select signal in master mode and is an active-low slave select in slave mode.
4.5.6 Serial Communications Interface Module Signals
These signals are used by the two SCI modules.
4.5.6.1 Receive Data (RXD1 and RXD2)
These signals are used for the SCI receiver data input and are also available for GPIO when not configured for receiver operation.
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
125
Freescale Semiconductor, Inc.
Signal Description
4.5.6.2 Transmit Data (TXD1 and TXD2)
These signals are used for the SCI transmitter data output and are also available for GPIO when not configured for transmitter operation.
4.5.7 Timer Signals (ICOC1[3:0] and ICOC2[3:0])
These signals provide the external interface to the timer functions. They may be configured as general-purpose I/O if the timer output function is not needed. The default state at reset is general-purpose input.
4.5.8 Analog-to-Digital Converter Signals
These signals are used by the analog-to-digital converter (QADC) module.
4.5.8.1 Analog Inputs (PQA[4:3], PQA[1:0], and PQB[3:0])
These signals provide the analog inputs to the QADC. The PQA signals may also be used as general-purpose digital I/O. The PQB signals may also be used as general-purpose digital inputs.
4.5.8.2 Analog Reference (V
RH
and V
RL
)
These signals serve as the high (V
RH
) and low (V
RL
) reference potentials for the analog converter.
4.5.8.3 Analog Supply (V
DDA and V
SSA
)
These dedicated power supply signals isolate the sensitive analog circuitry from the normal levels of noise present on the digital power supply.
4.5.8.4 Positive Supply (V
DDH
)
This signal supplies positive power to the ESD structures in the QADC pads.
Technical Data
126 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Signal Description
Signal Descriptions
4.5.9 Debug and Emulation Support Signals
These signals are used as the interface to the on-chip JTAG (Joint Test
Action Group) controller and also to interface to the OnCE logic.
4.5.9.1 Test Reset (TRST)
This active-low input signal is used to initialize the JTAG and OnCE logic asynchronously.
4.5.9.2 Test Clock (TCLK)
This input signal is the test clock used to synchronize the JTAG and
OnCE logic.
4.5.9.3 Test Mode Select (TMS)
This input signal is used to sequence the JTAG state machine. TMS is sampled on the rising edge of TCLK.
4.5.9.4 Test Data Input (TDI)
This input signal is the serial input for test instructions and data. TDI is sampled on the rising edge of TCLK.
4.5.9.5 Test Data Output (TDO)
This output signal is the serial output for test instructions and data. TDO is three-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK.
4.5.9.6 Debug Event (DE)
This is a bidirectional, active-low signal. As an output, this signal will be asserted for three system clocks, synchronous to the rising CLKOUT edge, to acknowledge that the CPU has entered debug mode as a result of a debug request or a breakpoint condition. As an input, this signal provides multiple functions.
MMC2107 – Rev. 2.0
MOTOROLA Signal Description
For More Information On This Product,
Go to: www.freescale.com
Technical Data
127
Freescale Semiconductor, Inc.
Signal Description
4.5.10 Test Signal (TEST)
This input signal (TEST) is reserved for factory testing only and should be connected to V
SS to prevent unintentional activation of test functions.
4.5.11 Power and Ground Signals
These signals provide system power and ground to the chip. Multiple signals are provided for adequate current capability. All power supply signals must have adequate bypass capacitance for high-frequency noise suppression.
4.5.11.1 Power for FLASH Erase/Program (V
PP
)
This signal supplies an isolated power for FLASH program and erase operations.
4.5.11.2 Power and Ground for FLASH Array (V
DDF
and V
SSF
)
These signals supply an isolated power and ground to the FLASH array.
4.5.11.3 Standby Power (V
STBY
)
This signal is used to provide standby voltage to the RAM array if V
DD
is lost.
4.5.11.4 Positive Supply (V
DD
)
This signal supplies positive power to the core logic and I/O pads.
4.5.11.5 Ground (V
SS
)
This signal is the negative supply (ground) to the chip.
Technical Data
128 Signal Description
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 5. Reset Controller Module
5.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Reset Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .133
Reset Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Reset Test Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Reset Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
External Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Watchdog Timer Reset . . . . . . . . . . . . . . . . . . . . . . . . . 137
Loss of Clock Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . .137
Loss of Lock Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Software Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Reset Control Flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Synchronous Reset Requests . . . . . . . . . . . . . . . . . . . . 138
Internal Reset Request . . . . . . . . . . . . . . . . . . . . . . . . . 140
Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Concurrent Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Reset Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Reset Status Flags. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141
MMC2107 – Rev. 2.0
MOTOROLA Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
129
Freescale Semiconductor, Inc.
Reset Controller Module
5.2 Introduction
The reset controller is provided to:
• Determine the cause of reset
• Assert the appropriate reset signals to the system
• Keep a history of what caused the reset
5.3 Features
Features of the reset controller module include:
• Six sources of reset:
– External
– Power-on reset (POR)
– Watchdog timer
– Phase-lock loop (PLL) loss of lock
– PLL loss of clock
– Software
• Software can assert external RSTOUT pin independent of chip reset state.
• Software readable status flags indicating the cause of the last reset
Technical Data
130 Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Reset Controller Module
Block Diagram
5.4 Block Diagram
shows the structure of the reset controller.
RESET
PIN
POWER-ON
RESET
WATCHDOG
TIMER TIMEOUT
PLL
LOSS OF CLOCK
PLL
LOSS OF LOCK
RESET
CONTROLLER
RSTOUT
PIN
TO INTERNAL RESETS
SOFTWARE
RESET
Figure 5-1. Reset Controller Block Diagram
5.5 Signals
See
Table 5-1 for an overview of the reset controller signal properties.
For additional information, refer to Section 4. Signal Description .
Table 5-1. Reset Controller Signal Properties
Name
RESET pin
Alternate
—
Direction
I
Input
Hysteresis
Y
Input
Synchronization
Y
(2)
— RSTOUT pin SHOWINT O —
1. Pullups are disconnected from pins configured as outputs.
2. RESET is always synchronized except when in low-power stop mode.
Pullup
(1)
Y
—
MMC2107 – Rev. 2.0
MOTOROLA Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
131
Freescale Semiconductor, Inc.
Reset Controller Module
5.6 Memory Map and Registers
The reset controller programming model consists of the following registers:
• Reset control register (RCR) — Selects interrupt controller functions
• Reset status register (RSR) — Reflects the state of the last reset source
• Reset test register (RTR) — Used only for factory test
Table 5-2. Reset Controller Module Memory Map
Address
0x000c4_0000
0x000c4_0001
0x000c4_0002
0x000c4_0003
Bits 7–0
Reset control register (RCR)
Reset status register (RSR)
Reset test register (RTR)
Reserved
(2)
Access
(1)
S/U
S/U
S/U
—
1. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a a cycle termination transfer error.
2. Within the specified module memory map, accessing reserved addresses does not generate a bus error exception. Reads of reserved addresses return 0s and writes have no effect.
Technical Data
132 Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Reset Controller Module
Memory Map and Registers
5.6.1 Reset Control Register
The reset control register (RCR) allows software control for requesting a reset or for independently asserting the external RSTOUT pin. RCR is read/write always.
Address: 0x000c4_0000
Read:
SOFTRST
Write:
FRC-
RSTOUT
Reset:
Bit 7
0
6
0
5
0
0
4
0
0
3
0
0
2
0
0
1
0
0
Bit 0
0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 5-2. Reset Control Register (RCR)
SOFTRST — Software Reset Request Bit
The SOFTRST bit allows software to request a reset. Note that the reset caused by setting this bit clears this bit.
1 = Request software reset
0 = No software reset request
FRCRSTOUT — Force RSTOUT Pin Bit
The FRCRSTOUT bit allows software to assert or negate the external
RSTOUT pin.
1 = Assert the RSTOUT pin.
0 = Do not assert the RSTOUT pin.
CAUTION: External logic driving reset configuration data during reset needs to be considered when asserting the RSTOUT pin when setting
FRCRSTOUT.
MMC2107 – Rev. 2.0
MOTOROLA Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
133
Freescale Semiconductor, Inc.
Reset Controller Module
5.6.2 Reset Status Register
The reset status register (RSR) contains a status bit for every reset source. When reset is entered, the cause of the reset condition is latched along with a value of 0 for the other reset sources that were not pending at the time of the reset condition. These values are then reflected in the
RSR. One or more status bits may be set at the same time. The cause of any subsequent reset is also recorded in the register, overwriting status from the previous reset condition.
RSR can be read at any time. Writing to RSR has no effect.
Address: 0x000c4_0001
Bit 7 6
Read: 0 0
Write:
Reset: 0
5
SOFT
4
WDR
3
POR
2
EXT
1
LOC
Bit 0
LOL
0 Reset dependent
= Writes have no effect and the access terminates without a transfer error exception.
Figure 5-3. Reset Status Register (RSR)
SOFT— Software Reset Flag
SOFT indicates that the last reset was caused by software.
1 = Last reset caused by software
0 = No software reset
WDR — Watchdog Timer Reset Flag
WDR indicates that the last reset was caused by a watchdog timer timeout.
1 = Last reset caused by watchdog timer timeout
0 = No watchdog timer timeout reset
POR — Power-On Reset Flag
POR indicates that the last reset was caused by a power-on reset.
1 = Last reset caused by power-on reset
0 = Last reset not caused by power-on reset
Technical Data
134 Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Reset Controller Module
Memory Map and Registers
EXT — External Reset Flag
EXT indicates that the last reset was caused by an external device asserting the external RESET pin.
1 = Last reset state caused by external device asserting the external RESET pin
0 = No external reset
LOC — Loss of Clock Reset Flag
LOC indicates that the last reset state was caused by a loss of clock detected by the loss of clock circuit.
1 = Last reset caused by loss of clock
0 = No loss of clock reset
LOL — Loss of Lock Reset Flag
LOL indicates that the last reset state was caused by a loss of lock detected by the PLL circuit.
1 = Last reset caused by loss of lock
0 = No loss of lock
5.6.3 Reset Test Register
The reset test register (RTR) is used only for factory testing.
This register is read-only when not in test mode.
Address: 0x000c4_0002
Bit 7 6
0 0 Read:
Write:
Reset: 0 0
5
0
4
0
3
0
2
0
1
0
Bit 0
0
0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 5-4. Reset Test Register (RTR)
MMC2107 – Rev. 2.0
MOTOROLA Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
135
Freescale Semiconductor, Inc.
Reset Controller Module
5.7 Functional Description
This subsection provides a functional description of the MMC2107 reset controller module.
5.7.1 Reset Sources
Table 5-3 defines the sources of reset and the signals driven by the reset
controller.
Table 5-3. Reset Source Summary
Source
Power on
External RESET pin (not stop mode)
External RESET pin (during stop mode)
Watchdog timer
Loss of clock
Loss of lock
Software
Type
Asynchronous
Synchronous
Asynchronous
Synchronous
Asynchronous
Asynchronous
Synchronous
To protect data integrity, a synchronous reset source is not acted upon by the reset control logic until the end of the current bus cycle. Reset is then asserted on the next rising edge of the system clock after the cycle is terminated. Whenever the reset control logic must synchronize reset to the end of the bus cycle, the internal bus monitor is automatically enabled regardless of the BME bit setting in the chip configuration register (CCR). Then if the current bus cycle is not terminated normally, the bus monitor terminates the cycle based on the length of time programmed in the BMT field of CCR.
Internal single-byte, half-word, or word writes are guaranteed to complete without data corruption when a synchronous reset occurs.
External writes, including word writes to 16-bit ports, are also guaranteed to complete.
Asynchronous reset sources usually indicate a catastrophic failure.
Therefore, the reset control logic does not wait for the current bus cycle to complete. Reset is asserted immediately to the system.
Technical Data
136 Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Reset Controller Module
Functional Description
5.7.1.1 Power-On Reset
At power-up, the reset controller asserts RSTOUT. RSTOUT continues to be asserted until V
DD
has reached a minimum acceptable level and, if a PLL clock mode is selected, until the PLL achieves phase lock. Then after approximately another 512 cycles, RSTOUT is negated and the part begins operation.
5.7.1.2 External Reset
Asserting the external RESET pin for at least four rising CLKOUT edges causes the external reset request to be recognized and latched. The bus monitor is enabled and the current bus cycle is completed. The reset controller asserts RSTOUT for approximately 512 cycles after the
RESET pin is negated and the PLL has acquired lock. The part then exits reset and begins operation.
In low-power stop mode, the system clocks are stopped. Asserting the external RESET pin during stop mode causes an external reset to be recognized.
5.7.1.3 Watchdog Timer Reset
A watchdog timer timeout causes the watchdog timer reset request to be recognized and latched. The bus monitor is enabled and the current bus cycle is completed. If the RESET pin is negated and the PLL has acquired lock, the reset controller asserts RSTOUT for approximately
512 cycles. Then the part exits reset and begins operation.
5.7.1.4 Loss of Clock Reset
This reset condition occurs in PLL clock mode when the LOCRE bit in
SYNCR is set and either the PLL reference or the PLL fails. The reset controller asserts RSTOUT for approximately 512 cycles after the PLL has acquired lock. The part then exits reset and begins operation.
MMC2107 – Rev. 2.0
MOTOROLA Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
137
Freescale Semiconductor, Inc.
Reset Controller Module
5.7.1.5 Loss of Lock Reset
This reset condition occurs in PLL clock mode when the LOLRE bit in
SYNCR is set and the PLL loses lock. The reset controller asserts
RSTOUT for approximately 512 cycles after the PLL has acquired lock.
The part then exits reset and begins operation.
5.7.1.6 Software Reset
A software reset occurs when the SOFTRST bit is set. If the RESET pin is negated and the PLL has acquired lock, the reset controller asserts
RSTOUT for approximately 512 cycles. Then the part exits reset and begins operation.
5.7.2 Reset Control Flow
Figure 5-5 shows the reset logic control flow. In the flow description that
follows, there are references in parentheses to the control state box numbers in the figure. All cycle counts given are approximate.
5.7.2.1 Synchronous Reset Requests
If either the external RESET pin is asserted by an external device for at least four rising CLKOUT edges (3), or the watchdog timer times out, or software requests a reset, the reset control logic latches the reset request internally and enables the bus monitor (5). When the current bus cycle is completed (6), RSTOUT is asserted (7). The reset control logic waits until the RESET pin is negated (8) and for the PLL to attain lock
(9, 9A) before waiting 512 CLKOUT cycles (10). The reset control logic may latch the configuration according to the RCON pin level (11, 11A) before negating RSTOUT (12).
If the external RESET pin is asserted by an external device for at least four rising CLKOUT edges during the 512 count (10) or during the wait for PLL lock (9A), the reset flow switches to (8) and waits for the RESET pin to be negated before continuing.
Technical Data
138 Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Reset Controller Module
Functional Description
12
NEGATE RSTOUT
MMC2107 – Rev. 2.0
MOTOROLA
0 POR
1
LOSS OF CLOCK?
Y
N
2
LOSS OF LOCK?
Y
N
3
RESET
PIN OR WD TIMEOUT
OR SW RESET?
N
Y
5
ENABLE BUS MONITOR
6
BUS CYCLE
COMPLETE?
N
4
ASSERT RSTOUT AND
LATCH RESET STATUS
7
Y
ASSERT RSTOUT AND
LATCH RESET STATUS
8
RESET NEGATED?
N
Y
9
PLL MODE?
N
10
WAIT 512 CLKOUT CYCLES
Y
9A
PLL LOCKED?
N
Y
11
RCON ASSERTED?
N
Y
11A
LATCH CONFIGURATION
Figure 5-5. Reset Control Flow
Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
139
Freescale Semiconductor, Inc.
Reset Controller Module
5.7.2.2 Internal Reset Request
If reset is asserted by an asynchronous internal reset source, such as loss of clock (1) or loss of lock (2), the reset control logic asserts
RSTOUT (4). The reset control logic waits for the PLL to attain lock
(9, 9A) before waiting 512 CLKOUT cycles (10). Then the reset control logic may latch the configuration according to the RCON pin level (11,
11A) before negating RSTOUT (12).
If a loss of lock occurs during the 512 count (10), the reset flow switches to (9A) and waits for the PLL to lock before continuing.
5.7.2.3 Power-On Reset
When the reset sequence is initiated by power-on reset (0), the same reset sequence is followed as for the other asynchronous reset sources.
5.7.3 Concurrent Resets
This subsection describes the concurrent resets.
5.7.3.1 Reset Flow
If a power-on reset condition is detected during any reset sequence, the power-on reset sequence starts immediately (0).
If the external RESET pin is asserted for at least four rising CLKOUT edges while waiting for PLL lock or the 512 cycles, the external reset is recognized. Reset processing switches to wait for the external RESET pin to negate (8).
If a loss of clock or loss of lock condition is detected while waiting for the current bus cycle to complete (5, 6) for an external reset request, the cycle is terminated. The reset status bits are latched (7) and reset processing waits for the external RESET pin to negate (8).
If a loss of clock or loss of lock condition is detected during the 512-cycle wait, the reset sequence continues after a PLL lock (9, 9A).
Technical Data
140 Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Reset Controller Module
Interrupts
5.7.3.2 Reset Status Flags
For a power-on reset, the POR bit in RSR is set, and the SOFT, WDR,
EXT, LOC, and LOL bits are cleared even if another type of reset condition is detected during the reset sequence for the POR.
If a loss of clock or loss of lock condition is detected while waiting for the current bus cycle to complete (5, 6) for an external reset request, the
EXT bit along with the LOC and/or LOL bits are set.
5.8 Interrupts
The reset controller does not generate interrupt requests.
MMC2107 – Rev. 2.0
MOTOROLA Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
141
Freescale Semiconductor, Inc.
Reset Controller Module
Technical Data
142 Reset Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 6. M•CORE M210 Central Processor Unit (CPU)
6.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144
Microarchitecture Summary . . . . . . . . . . . . . . . . . . . . . . . . . . 145
Programming Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147
Data Format Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149
Operand Addressing Capabilities . . . . . . . . . . . . . . . . . . . . . . 150
Instruction Set Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150
6.2 Introduction
MMC2107 – Rev. 2.0
MOTOROLA
The M•CORE M210 central processor unit (CPU) architecture is one of the most compact, full 32-bit core implementations available. The pipelined reduced instruction set computer (RISC) execution unit uses
16-bit instructions to achieve maximum speed and code efficiency, while conserving on-chip memory resources. The instruction set is designed to support high-level language implementation. A non-intrusive resident debugging system supports product development and in-situ testing.
The M•CORE technology library also encompasses a full complement of on-chip peripheral modules designed specifically for embedded control applications.
Total system power consumption is determined by all the system components, rather than the processor core alone. In particular, memory power consumption (both on-chip and external) is a dominant factor in total power consumption of the core plus memory subsystem. With this in mind, the M•CORE instruction set architecture trades absolute performance capability for reduced total energy consumption. This is accomplished while maintaining an acceptably high level of performance at a given clock frequency.
M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
143
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
The streamlined execution engine uses many of the same performance enhancements and implementation techniques incorporated in desktop
RISC processors. A strictly defined load/store architecture minimizes control complexity. Use of a fixed, 16-bit instruction encoding significantly lowers the memory bandwidth needed to sustain a high rate of instruction execution, and careful selection of the instruction set allows the code density and overall memory efficiency of the M•CORE architecture to surpass those of complex instruction set computer
(CISC) architectures.
These factors reduce system energy consumption significantly, and the fully static M•CORE design uses other techniques to reduce it even more. The core uses dynamic clock management to automatically power-down internal functions that are not in use on a clock-by-clock basis. It also incorporates three power-conservation operating modes, which are invoked via dedicated instructions.
6.3 Features
The main features of the M•CORE are:
• 32-bit load/store RISC architecture
• Fixed 16-bit instruction length
• 16 entry, 32-bit general-purpose register file
• Efficient 4-stage execution pipeline, hidden from application software
• Single-cycle execution for most instructions, 2-cycle branches and memory accesses
• Support for byte/half-word/word memory access
• Fast interrupt support, with 16 entry user-controlled alternate register file
• Vectored and autovectored interrupt support
• On-chip emulation support
• Full static design for minimal power consumption
Technical Data
144 M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
Microarchitecture Summary
6.4 Microarchitecture Summary
is a block diagram of the M•CORE processor.
The processor utilizes a 4-stage pipeline for instruction execution. The instruction fetch, instruction decode/register file read, execute, and register file writeback stages operate in an overlapped fashion, allowing single clock instruction execution for most instructions.
The execution unit consists of a 32-bit arithmetic/logic unit, a 32-bit barrel shifter, a find-first-one unit, result feed-forward hardware, and miscellaneous support hardware for multiplication, division, and multiple-register loads and stores.
DATA CALCULATION ADDRESS GENERATION
GENERAL-PURPOSE
REGISTER FILE
32 BITS X 16
X PORT
ALTERNATE
REGISTER FILE
32 BITS X 16
CONTROL
REGISTER FILE
32 BITS X 13
Y PORT
IMMEDIATE
MUX
SCALE
SIGN EXT.
BARREL SHIFTER
MULTIPLIER
DIVIDER
ADDRESS MUX
PC
INCREMENT
BRANCH
ADDER
ADDRESS
BUS
MUX MUX
INSTRUCTION PIPELINE
WRITEBACK BUS
ADDER/LOGICAL PRIORITY ENCODER/
ZERO DETECT RESULT MUX INSTRUCTION DECODE
H/W ACCELERATOR INTERFACE BUS DATA
BUS
Figure 6-1. M•CORE Processor Block Diagram
MMC2107 – Rev. 2.0
MOTOROLA M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
145
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
Arithmetic and logical operations are executed in a single cycle.
Multiplication is implemented with a 2-bit per clock, overlapped-scan, modified Booth algorithm with early-out capability, to reduce execution time for operations with small multipliers. Divide is implemented with a
1-bit per clock early-in algorithm. The find-first-one unit operates in a single clock cycle.
The program counter unit incorporates a dedicated branch address adder to minimize delays during change of flow operations. Branch target addresses are calculated in parallel with branch instruction decode. Taken branches and jumps require only two clocks; branches which are not taken execute in a single clock.
Memory load and store operations are provided for 8-bit (byte), 16-bit
(half-word), and 32-bit (word) data, with automatic zero extension for byte and half-word load operations. These instructions can execute in as few as two clock cycles. Load and store multiple register instructions allow low overhead context save and restore operations. These instructions can execute in (N+1) clock cycles, where N is the number of registers to transfer.
A condition code/carry (C) bit is provided for condition testing and for use in implementing arithmetic and logical operations with operands/results greater than 32 bits. The C bit is typically set by explicit test/comparison operations, not as a side-effect of normal instruction operation.
Exceptions to this rule occur for specialized operations where it is desirable to combine condition setting with actual computation.
The processor uses autovectors for both normal and fast interrupt requests. Fast interrupts take precedence over normal interrupts. Both types have dedicated exception shadow registers. For service requests of either kind, an automatic vector is generated when the request is made.
Technical Data
146 M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
Programming Model
6.5 Programming Model
shows the M•CORE programming model. The model is defined differently for supervisor and user privilege modes. By convention, in both modes R15 serves as the link register for subroutine calls. R0 is typically used as stack pointer.
R7
R8
R9
R10
R11
R12
R13
R14
R15
R0
R1
R2
R3
R4
R5
R6
PC
C
USER PROGRAMMER’S
MODEL
R0’
ALTERNATE FILE
R7
R8
R9
R10
R11
R12
R13
R14
R15
R0
R1
R2
R3
R4
R5
R6
PC
C
* BIT 0 OF PSR
SUPERVISOR PROGRAMMER’S
MODEL
SS1
SS2
SS3
SS4
GCR
GSR
PSR
VBR
EPSR
FPSR
EPC
FPC
SS0
Figure 6-2. Programming Model
The user programming model consists of 16 general-purpose 32-bit registers (R[15:0]), the 32-bit PC, and the C bit. The C bit is implemented as bit 0 of the processor status register (PSR) and is the only portion of the PSR accessible in the user model.
CR0
CR1
CR2
CR3
CR4
CR5
CR6
CR7
CR8
CR9
CR10
CR11
CR12
MMC2107 – Rev. 2.0
MOTOROLA M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
147
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
The supervisor programming model consists of the user model plus 16 additional 32-bit general-purpose registers (R[15:0]’, or the alternate file), the entire PSR, and a set of status/control registers (CR[12:0]).
Setting the S bit in the PSR enables supervisor mode operation.
The alternate file allows very low overhead context switching for real-time event handling. While the alternate file is enabled, general-purpose operands are accessed from it.
The vector base register (VBR) determines the base address of the exception vector table. Exception shadow registers EPC and EPSR are used to save the states of the program counter and PSR, respectively, when an exception occurs. Shadow registers FPC and FPSR save the states of the program counter and PSR, respectively, when an exception occurs.
Scratch registers (SS[4:0]) are used to handle exception events.
The global control (GCR) and status (GSR) registers can be used for a variety of system monitoring tasks.
The supervisor programming model includes the PSR, which contains operation control and status information. In addition, a set of exception shadow registers is provided to save the state of the PSR and the program counter at the time an exception occurs. A separate set of shadow registers is provided for fast interrupt support to minimize context saving overhead.
Five scratch registers are provided for supervisor software use in handling exception events. A single register is provided to alter the base address of the exception vector table. Two registers are provided for global control and status.
Technical Data
148 M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
Data Format Summary
6.6 Data Format Summary
The operand data formats supported by the integer unit are standard two’s-complement data formats. The operand size for each instruction is either explicitly encoded in the instruction (load/store instructions) or implicitly defined by the instruction operation (index operations, byte extraction). Typically, instructions operate on all 32 bits of the source operand(s) and generate a 32-bit result.
Memory is viewed from a big-endian byte ordering perspective. The most significant byte (byte 0) of word 0 is located at address 0. Bits are numbered within a word starting with bit 31 as the most significant bit.
31
BYTE 0
BYTE 4
BYTE 8
BYTE C
0
BYTE 1
BYTE 5
BYTE 9
BYTE D
BYTE 2
BYTE 6
BYTE A
BYTE E
BYTE 3
BYTE 7
BYTE B
BYTE F
Figure 6-3. Data Organization in Memory
WORD AT 0X0000 000 0
WORD AT 0X0000 000 4
WORD AT 0X0000 000 8
WORD AT 0X0000 000 C
31
31
S S S S S S S S S S S S S S S S S S S S S S S S
8 7
S BYTE
0
8 7 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BYTE
SIGNED BYTE
UNSIGNED BYTE
31
S S S S S S S S S S S S S S S S
16 15
S HALF-WORD
0
SIGNED
HALF-WORD
31 16 15 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HALF-WORD
UNSIGNED
HALF-WORD
31
0
BYTE 0 BYTE 1 BYTE 2 BYTE 3 WORD
Figure 6-4. Data Organization in Registers
MMC2107 – Rev. 2.0
MOTOROLA M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
149
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
6.7 Operand Addressing Capabilities
M•CORE accesses all memory operands through load and store instructions, transferring data between the general-purpose registers and memory. Register-plus-four-bit scaled displacement addressing mode is used for load and store instructions addressing byte, half-word, and word data.
Load and store multiple instructions allow a subset of the 16 general-purpose registers to be transferred to or from a base address pointed to by register R0 (the default stack pointer by convention).
Load and store register quadrant instructions use register indirect addressing to transfer a register quadrant to or from memory.
6.8 Instruction Set Overview
The instruction set is tailored to support high-level languages and is optimized for those instructions most commonly executed. A standard set of arithmetic and logical instructions is provided, as well as instruction support for bit operations, byte extraction, data movement, control flow modification, and a small set of conditionally executed instructions which can be useful in eliminating short conditional branches.
Table 6-1 is an alphabetized listing of the M•CORE instruction set. Refer
to the M•CORE Reference Manual (Motorola document order number
MCORERM/AD) for more details on instruction operation.
Table 6-1. M•CORE Instruction Set (Sheet 1 of 3)
Mnemonic
ABS
ADDC
ADDI
ADDU
AND
ANDI
ANDN
ASR
ASRC
Description
Absolute Value
Add with C Bit
Add Immediate
Add Unsigned
Logical AND
Logical AND Immediate
AND NOT
Arithmetic Shift Right
Arithmetic Shift Right, Update C Bit
Technical Data
150 M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
Instruction Set Overview
Table 6-1. M•CORE Instruction Set (Sheet 2 of 3)
CLRF
CLRT
CMPHS
CMPLT
CMPLTI
CMPNE
CMPNEI
DECF
DECGT
DECLT
DECNE
DECT
DIVS
DIVU
DOZE
FF1
Mnemonic
BCLRI
BF
BGENI
BGENR
BKPT
BMASKI
BR
BREV
BSETI
BSR
BT
BTSTI
INCF
INCT
IXH
IXW
JMP
JMPI
JSR
JSRI
LD.[BHW]
LDM
LDQ
LOOPT
LRW
LSL, LSR
LSLC, LSRC
LSLI, LSRI
Description
Bit Clear Immediate
Branch on Condition False
Bit Generate Immediate
Bit Generate Register
Breakpoint
Bit Mask Immediate
Branch
Bit Reverse
Bit Set Immediate
Branch to Subroutine
Branch on Condition True
Bit Test Immediate
Clear Register on Condition False
Clear Register on Condition True
Compare Higher or Same
Compare Less Than
Compare Less Than Immediate
Compare Not Equal
Compare Not Equal Immediate
Decrement on Condition False
Decrement Register and Set Condition if Result Greater Than Zero
Decrement Register and Set Condition if Result Less Than Zero
Decrement Register and Set Condition if Result Not Equal to Zero
Decrement on Condition True
Divide Signed Integer
Divide Unsigned Integer
Doze
Find First One
Increment on Condition False
Increment on Condition True
Index Half-Word
Index Word
Jump
Jump Indirect
Jump to Subroutine
Jump to Subroutine Indirect
Load
Load Multiple Registers
Load Register Quadrant
Decrement with C-Bit Update and Branch if Condition True
Load Relative Word
Logical Shift Left and Right
Logical Shift Left and Right, Update C Bit
Logical Shift Left and Right by Immediate
M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
151
Freescale Semiconductor, Inc.
M•CORE M210 Central Processor Unit (CPU)
Table 6-1. M•CORE Instruction Set (Sheet 3 of 3)
SEXTB
SEXTH
ST.[BHW]
STM
STQ
STOP
SUBC
SUBU
SUBI
SYNC
TRAP
TST
TSTNBZ
WAIT
XOR
XSR
XTRB0
XTRB1
XTRB2
XTRB3
ZEXTB
ZEXTH
Mnemonic
MFCR
MOV
MOVI
MOVF
MOVT
MTCR
MULT
MVC
MVCV
NOT
OR
ROTLI
RSUB
RSUBI
RTE
RFI
Description
Move from Control Register
Move
Move Immediate
Move on Condition False
Move on Condition True
Move to Control Register
Multiply
Move C Bit to Register
Move Inverted C Bit to Register
Logical Complement
Logical Inclusive-OR
Rotate Left by Immediate
Reverse Subtract
Reverse Subtract Immediate
Return from Exception
Return from Interrupt
Sign-Extend Byte
Sign-Extend Half-Word
Store
Store Multiple Registers
Store Register Quadrant
Stop
Subtract with C Bit
Subtract
Subtract Immediate
Synchronize
Trap
Test Operands
Test for No Byte Equal Zero
Wait
Exclusive OR
Extended Shift Right
Extract Byte 0
Extract Byte 1
Extract Byte 2
Extract Byte 3
Zero-Extend Byte
Zero-Extend Half-Word
Technical Data
152 M•CORE M210 Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 7. Interrupt Controller Module
7.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Low-Power Mode Operation . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
External Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
Interrupt Control Register. . . . . . . . . . . . . . . . . . . . . . . . 157
Interrupt Status Register . . . . . . . . . . . . . . . . . . . . . . . . 159
Interrupt Force Registers . . . . . . . . . . . . . . . . . . . . . . . . 160
Interrupt Pending Register . . . . . . . . . . . . . . . . . . . . . . .162
Normal Interrupt Enable Register. . . . . . . . . . . . . . . . . . 163
Normal Interrupt Pending Register. . . . . . . . . . . . . . . . . 164
Fast Interrupt Enable Register . . . . . . . . . . . . . . . . . . . . 165
Fast Interrupt Pending Register . . . . . . . . . . . . . . . . . . .166
Priority Level Select Registers . . . . . . . . . . . . . . . . . . . . 167
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
Interrupt Sources and Prioritization . . . . . . . . . . . . . . . . . .168
Fast and Normal Interrupt Requests . . . . . . . . . . . . . . . . . 168
Autovectored and Vectored Interrupt Requests . . . . . . . . .169
Interrupt Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
M•CORE Processor Configuration . . . . . . . . . . . . . . . . . 171
Interrupt Controller Configuration. . . . . . . . . . . . . . . . . . 171
Interrupt Source Configuration . . . . . . . . . . . . . . . . . . . . 172
Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
153
Freescale Semiconductor, Inc.
Interrupt Controller Module
7.2 Introduction
The interrupt controller collects requests from multiple interrupt sources and provides an interface to the processor core interrupt logic.
7.3 Features
Features of the interrupt controller module include:
• Up to 40 interrupt sources
• 32 unique programmable priority levels for each interrupt source
• Independent enable/disable of pending interrupts based on priority level
• Select normal or fast interrupt request for each priority level
• Fast interrupt requests always have priority over normal interrupts
• Ability to mask interrupts at and below a defined priority level
• Ability to select between autovectored or vectored interrupt requests
• Vectored interrupts generated based on priority level
• Ability to generate a separate vector number for normal and fast interrupts
• Ability for software to self-schedule interrupts
• Software visibility of pending interrupts and interrupt signals to core
• Asynchronous operation to support wakeup from low-power modes
7.4 Low-Power Mode Operation
The interrupt controller is not affected by any low-power modes. All logic between the input sources and generating the raw interrupt to the
M•CORE processor is combinational. This allows the M•CORE processor to wake up during low-power stop mode when all system clocks are stopped.
Technical Data
154 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Block Diagram
7.5 Block Diagram
INTERRUPT
SOURCES
40
I
F
R
40
OR
E
R
F
I
32
PRIORITY
LEVEL
SELECT
40 x 5 BITS
I
P
R
FMASK
32
NMASK
32
&
32
&
32
PLSR
PLSR
E
R
N
I
N
P
I
R
P
R
F
I
OR
OR
M
U
X
32
32-TO-5
PRIORITY
ENCODER
FVE
5
&
&
N
C
S
Y VECTOR
NUMBER
&
ICR
ISR
MASK
5
DECODE
32
&
ME
MFI
32
NMASK
&
32
FMASK
Figure 7-1. Interrupt Controller Block Diagram
AE
N
C
S
Y
NORMAL
AND FAST
INTERRUPTS
AUTOVECTOR
SELECT
7.6 External Signals
No interrupt controller signals connect off-chip.
7.7 Memory Map and Registers
This subsection describes the memory map (see Table 7-1 ) and
registers.
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
155
Freescale Semiconductor, Inc.
Interrupt Controller Module
7.7.1 Memory Map
Table 7-1. Interrupt Controller Module Memory Map
Address Bits 31–24 Bits 23–16 Bits 15–8 Bits 7–0
0x00c5_0000
0x00c5_0004
0x00c5_0008
0x00c5_000c
0x00c5_0010
0x00c5_0014
0x00c5_0018
0x00c5_001c
0x00c5_0020 through
0x00c5_003c
Interrupt control register (ICR) Interrupt status register (ISR)
Interrupt force register high (IFRH)
IInterrupt force register low (IFRL)
Interrupt pending register (IPR)
Normal interrupt enable register (NIER)
Normal interrupt pending register (NIPR)
Fast interrupt enable register (FIER)
Fast interrupt pending register (FIPR)
Unimplemented
(2)
—
0x00c5_0040
0x00c5_0044
0x00c5_0048
0x00c5_004c
PLSR0
Priority level select registers (PLSR0–PLSR39)
PLSR1 PLSR2
PLSR4
PLSR8
PLSR12
PLSR5
PLSR9
PLSR13
PLSR6
PLSR10
PLSR14
PLSR3
PLSR7
PLSR11
PLSR15
S
S
S
S
0x00c5_0050
0x00c5_0054
0x00c5_0058
0x00c5_005c
0x00c5_0060
0x00c5_0064
PLSR16
PLSR20
PLSR24
PLSR28
PLSR32
PLSR36
PLSR17
PLSR21
PLSR25
PLSR29
PLSR33
PLSR37
PLSR18
PLSR22
PLSR26
PLSR30
PLSR34
PLSR38
PLSR19
PLSR23
PLSR27
PLSR31
PLSR35
PLSR39
S
S
S
S
S
S
0x00c5_0068 through
0x00c5_007c
Unimplemented
(2)
—
1. S = CPU supervisor mode access only. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
2. Accesses to unimplemented address locations have no effect and result in a cycle termination transfer error.
Access
(1)
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
Technical Data
156 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Memory Map and Registers
7.7.2 Registers
This subsection contains a description of the interrupt controller module registers.
7.7.2.1 Interrupt Control Register
The 16-bit interrupt control register (ICR) selects whether interrupt requests are autovectored or vectored, and if vectored, whether fast interrupts generate a different vector number than normal interrupts.
This register also controls the masking functions.
Address: 0x00c5_0000 and 0x00c5_0001
Bit 15 14 13
Read:
Write:
Reset:
AE
1
Bit 7
FVE
0
6
ME
0
5
0 0 0 Read:
Write:
Reset: 0 0 0
12
MFI
0
4
MASK4
0
11
0
0
3
MASK3
0
10
0
0
2
MASK2
0
9
0
0
1
MASK1
0
Bit 8
0
0
Bit 0
MASK0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 7-2. Interrupt Control Register (ICR)
AE — Autovector Enable Bit
The read/write AE bit enables autovectored interrupt requests. Reset sets AE.
1 = Autovectored interrupt requests
0 = Vectored interrupt requests
FVE — Fast Vector Enable Bit
The read/write FVE bit enables fast vectored interrupt requests to have vector numbers separate from normal vectored interrupt requests. Reset clears FVE.
1 = Unique vector numbers for fast vectored interrupt requests
0 = Same vector number for fast and normal vectored interrupt requests
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
157
Freescale Semiconductor, Inc.
Interrupt Controller Module
ME — Mask Enable Bit
The read/write ME bit enables interrupt masking. Reset clears ME.
1 = Interrupt masking enabled
0 = Interrupt masking disabled
MFI — Mask Fast Interrupts Bit
The read/write MFI bit enables masking of fast interrupt requests.
Reset clears MFI.
1 = Fast interrupt requests masked by MASK value. All normal interrupt requests are masked.
0 = Fast interrupt requests are not masked regardless of the MASK value. The MASK only applies to normal interrupts. Reset clears MFI.
MASK[4:0] — Interrupt Mask Field
The read/write MASK[4:0] field determines which interrupt priority levels are masked. When the ME bit is set, all pending interrupt requests at priority levels at and below the current MASK value are masked. To mask all normal interrupts without masking any fast interrupts, set the MASK value to 31 with the MFI bit cleared. See
Table 7-2 . Reset clears MASK[4:0].
Table 7-2. MASK Encoding
Decimal
0
1
2
3
•
•
•
31
MASK[4:0]
Binary
00000
00001
00010
00011
•
•
•
11111
Masked Priority
Levels
0
1–0
2–0
3–0
•
•
•
31–0
Technical Data
158 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Memory Map and Registers
7.7.2.2 Interrupt Status Register
The 16-bit, read-only interrupt status register (ISR) reflects the state of the interrupt controller outputs to the M•CORE processor. Writes to this register have no effect and are terminated normally.
Address: 0x00c5_0002 and 0x00c5_0003
Bit 15 14 13
Read:
Write:
0 0 0
Reset: 0
Bit 7
0
0
6
VEC6
0
5
VEC5 Read:
Write:
Reset: 0 0 0
12
0
0
4
VEC4
0
11
0
0
3
VEC3
0
10
0
0
2
VEC2
0
9
INT
0
1
VEC1
0
Bit 8
FINT
0
Bit 0
VEC0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 7-3. Interrupt Status Register (ISR)
INT — Normal Interrupt Request Flag
The read-only INT flag indicates whether the normal interrupt request signal to the M•CORE processor is asserted or negated. Reset clears
INT.
1 = Normal interrupt request asserted
0 = Normal interrupt request negated
FINT — Fast Interrupt Request Flag
The read-only FINT flag indicates whether the fast interrupt request signal to the M•CORE processor is asserted or negated. Reset clears
FINT.
1 = Fast interrupt request asserted
0 = Fast interrupt request negated
VEC[6:0] — Interrupt Vector Number Field
The read-only VEC[6:0] field reflects the state of the 7-bit interrupt vector number. Reset clears VEC[6:0].
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
159
Freescale Semiconductor, Inc.
Interrupt Controller Module
7.7.2.3 Interrupt Force Registers
The two 32-bit read/write interrupt force registers (IFRH and IFRL) individually force interrupt source requests.
Address: 0x00c5_0004 through 0x00c5_0007
Bit 31 30 29
Read: 0 0 0
Write:
Reset: 0
Bit 23
0
0
22
0
0
21
0 Read:
Write:
Reset: 0
Bit 15
0
0
14
0
0
13
0 Read:
Write:
Reset: 0
Bit 7
0
6
0
5
Read:
Write:
Reset:
IF39 IF38 IF37
28
0
0
20
0
0
12
0
0
4
IF36
27
0
0
19
0
0
11
0
0
3
IF35
26
0
0
18
0
0
10
0
0
2
IF34
25
0
0
17
0
0
9
0
0
1
IF33
Bit 24
0
0
Bit 16
0
0
Bit 8
0
0
Bit 0
IF32
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 7-4. Interrupt Force Register High (IFRH)
Technical Data
160 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Memory Map and Registers
Address: 0x00c5_0008 through 0x00c5_000b
Bit 31 30 29
Read:
Write:
Reset:
IF31
0
Bit 23
IF30
0
22
IF29
0
21
Read:
Write:
Reset:
IF23
0
Bit 15
IF22
0
14
IF21
0
13
Read:
Write:
Reset:
IF15
0
Bit 7
IF14
0
6
IF13
0
5
Read:
Write:
Reset:
IF7 IF6 IF5
28
IF28
0
20
IF20
0
12
IF12
0
4
IF4
27
IF27
0
19
IF19
0
11
IF11
0
3
IF3
26
IF26
0
18
IF18
0
10
IF10
0
2
IF2
25
IF25
0
17
IF17
0
1
0
9
IF9
IF1
0 0 0 0 0 0
Figure 7-5. Interrupt Force Register Low (IFRL)
0
IF[39:0] — Interrupt Force Field
This read/write field forces interrupt requests at the corresponding source numbers. IFRH and IFRL allow software generation of interrupt requests for functional or debug purposes. Writing 0 to an IF bit negates the interrupt request. Reset clears the IF[39:0] field.
1 = Force interrupt request
0 = Interrupt source not forced
Bit 24
IF24
0
Bit 16
IF16
0
Bit 8
IF8
0
Bit 0
IF0
0
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
161
Freescale Semiconductor, Inc.
Interrupt Controller Module
7.7.2.4 Interrupt Pending Register
The 32-bit, read-only interrupt pending register (IPR) reflects any currently pending interrupts which are assigned to each priority level.
Writes to this register have no effect and are terminated normally.
Address: 0x00c5_000c through 0x00c5_000f
Bit 31 30 29
Read:
Write:
IP31 IP30 IP29
Reset:
Read: IP23
Write:
Reset:
0
Bit 23
0
Bit 15
0
22
IP22
0
14
IP14
0
21
IP21
0
13
IP13 Read: IP15
Write:
Reset: 0
Bit 7
IP7
0
6
IP6
0
5
IP5 Read:
Write:
Reset: 0 0 0
28
IP28
0
20
IP20
0
12
IP12
0
4
IP4
0
27
IP27
0
19
IP19
0
11
IP11
0
3
IP3
0
26
IP26
0
18
IP18
0
10
IP10
0
2
IP2
0
25
IP25
0
17
IP17
0
9
IP9
0
1
IP1
0
Bit 24
IP24
0
Bit 16
IP16
0
Bit 8
IP8
0
Bit 0
IP0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 7-6. Interrupt Pending Register (IPR)
IP[31:0] — Interrupt Pending Field
A read-only IPx bit is set when at least one interrupt request is asserted at priority level x. Reset clears IP[31:0].
1 = At least one interrupt request asserted at priority level x
0 = All interrupt requests at level x negated
Technical Data
162 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Memory Map and Registers
7.7.2.5 Normal Interrupt Enable Register
The read/write, 32-bit normal interrupt enable register (NIER) individually enables any current pending interrupts which are assigned to each priority level as a normal interrupt source. Enabling an interrupt source which has an asserted request causes that request to become pending, and a request to the M•CORE processor is asserted if not already outstanding.
Address: 0x00c5_0010 through 0x00c5_0013
Bit 31 30 29
Read:
NIE31 NIE30 NIE29
Write:
Reset: 0
Bit 23
0
22
0
21
28
NIE28
0
20
Read:
Write:
Reset:
NIE23
0
Bit 15
NIE22
0
14
NIE21
0
13
NIE20
0
12
Read:
Write:
Reset:
NIE15
0
Bit 7
NIE14
0
6
NIE13
0
5
NIE12
0
4
Read:
Write:
Reset:
NIE7 NIE6 NIE5 NIE4
27
NIE27
0
19
NIE19
0
11
NIE11
0
3
NIE3
26
NIE26
0
18
NIE18
0
10
NIE10
0
2
NIE2
25
NIE25
0
9
0
17
NIE17
NIE9
0
1
NIE1
0 0 0 0 0 0 0
Figure 7-7. Normal Interrupt Enable Register (NIER)
Bit 24
NIE24
0
Bit 16
NIE16
0
Bit 8
NIE8
0
Bit 0
NIE0
0
NIE[31:0] — Normal Interrupt Enable Field
The read/write NIE[31:0] field enables interrupt requests from sources at the corresponding priority level as normal interrupt requests. Reset clears NIE[31:0].
1 = Normal interrupt request enabled
0 = Normal interrupt request disabled
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
163
Freescale Semiconductor, Inc.
Interrupt Controller Module
7.7.2.6 Normal Interrupt Pending Register
The read-only, 32-bit normal interrupt pending register (NIPR) reflects any currently pending normal interrupts which are assigned to each priority level. Writes to this register have no effect and are terminated normally.
Address: 0x00c5_0014 through 0x00c5_0017
Bit 31 30 29
Read: NIP31 NIP30 NIP29
28
NIP28
Write:
Reset: 0
Bit 23
Read: NIP23
Write:
Reset: 0
0
22
NIP22
0
14
NIP14
0
21
NIP21
0
13
NIP13
0
20
NIP20
0
12
NIP12
Bit 15
Read: NIP15
Write:
Reset: 0
Bit 7
Read: NIP7
0
6
NIP6
0
5
NIP5
0
4
NIP4
27
NIP27
0
19
NIP19
0
11
NIP11
0
3
NIP3
26
NIP26
0
18
NIP18
0
10
NIP10
0
2
NIP2
25
NIP25
0
17
NIP17
0
9
NIP9
0
1
NIP1
Bit 24
NIP24
0
Bit 16
NIP16
0
Bit 8
NIP8
0
Bit 0
NIP0
Write:
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 7-8. Normal Interrupt Pending Register (NIPR)
NIP[31:0] — Normal Interrupt Pending Field
A read-only NIPx bit is set when at least one normal interrupt request is asserted at priority level x. Reset clears NIP[31:0].
1 = At least one normal interrupt request asserted at priority level x
0 = All normal interrupt requests at priority level x negated
Technical Data
164 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Memory Map and Registers
7.7.2.7 Fast Interrupt Enable Register
The read/write, 32-bit fast interrupt enable register (FIER) enables any current pending interrupts which are assigned at each priority level as a fast interrupt source. Enabling an interrupt source which has an asserted request causes that interrupt to become pending, and a request to the
M•CORE processor is asserted if not already outstanding.
Address: 0x00c5_0018 through 0x00c5_001b
Bit 31 30 29
Read:
Write:
Reset:
FIE31
0
Bit 23
FIE30
0
22
FIE29
0
21
28
FIE28
0
20
Read:
Write:
Reset:
FIE23
0
Bit 15
FIE22
0
14
FIE21
0
13
FIE20
0
12
Read:
Write:
Reset:
FIE15
0
Bit 7
FIE14
0
6
FIE13
0
5
FIE12
0
4
Read:
Write:
Reset:
FIE7
0
FIE6
0
FIE5
0
FIE4
0
27
FIE27
0
19
FIE19
0
11
FIE11
0
3
FIE3
26
FIE26
FIE18
FIE10
0
2
0
18
0
10
FIE2
25
FIE25
0
1
0
9
0
17
FIE17
FIE9
FIE1
0 0 0
Figure 7-9. Fast Interrupt Enable Register (FIER)
Bit 24
FIE24
0
Bit 16
FIE16
0
Bit 8
FIE8
0
Bit 0
FIE0
0
FIE[31:0] — Fast Interrupt Enable Field
The read/write FIE[31:0] field enables interrupt requests from sources at the corresponding priority level as fast interrupts. Reset clears
FIE[31:0].
1 = Fast interrupt enabled
0 = Fast interrupt disabled
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
165
Freescale Semiconductor, Inc.
Interrupt Controller Module
7.7.2.8 Fast Interrupt Pending Register
The read-only, 32-bit fast interrupt pending register (FIPR) reflects any currently pending fast interrupts which are assigned to each priority level. Writes to this register have no effect and are terminated normally.
Address: 0x00c5_001c through 0x00c5_001f
Bit 31 30 29
Read:
Write:
FIP31 FIP30 FIP29
Reset:
Read: FIP23
Write:
Reset:
0
Bit 23
0
Bit 15
0
22
FIP22
0
14
FIP14
0
21
FIP21
0
13
FIP13 Read: FIP15
Write:
Reset: 0
Bit 7
0
6
FIP6
0
5
FIP5 Read: FIP7
Write:
Reset: 0 0 0
28
FIP28
0
20
FIP20
0
12
FIP12
0
4
FIP4
0
27
FIP27
0
19
FIP19
0
11
FIP11
0
3
FIP3
0
26
FIP26
0
18
FIP18
0
10
FIP10
0
2
FIP2
0
25
FIP25
0
17
FIP17
0
9
FIP9
0
1
FIP1
0
Bit 24
FIP24
0
Bit 16
FIP16
0
Bit 8
FIP8
0
Bit 0
FIP0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 7-10. Fast Interrupt Pending Register (FIPR)
FIP[31:0] — Fast Interrupt Pending Field
A read-only FIP[x] bit is set when at least one interrupt request at priority level x is pending and enabled as a fast interrupt. Reset clears
FIP[31:0].
1 = At least one fast interrupt request asserted at priority level x
0 = Any fast interrupt requests at priority level x negated
Technical Data
166 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Functional Description
7.7.2.9 Priority Level Select Registers
There are 40 read/write, 8-bit priority level select registers
PLSR0–PLSR39, one for every interrupt source. The PLSRx register assigns a priority level to interrupt source x.
Address: 0x00c5_0040 through 0x00c5_0067
Bit 7 6 5
Read:
Write:
0 0 0
Reset: 0
4
PLS4
3
PLS3
2
PLS2
1
PLS1
Bit 0
PLS0
0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 7-11. Priority Level Select Registers (PLSR0–PLSR39)
PLS[4:0] — Priority Level Select Field
The PLS[4:0] field assigns a priority level from 0 to 31 to the corresponding interrupt source. Reset clears PLS[4:0].
PLS[4:0]
Table 7-3. Priority Select Encoding
Priority Level
00001–11110 1–30
Vector Number
00000
00001–11110
11111
7.8 Functional Description
The interrupt controller collects interrupt requests from multiple interrupt sources and provides an interface to the processor core interrupt logic.
Interrupt controller functions include:
• Interrupt source prioritization
• Fast and normal interrupt requests
• Autovectored and vectored interrupt requests
• Interrupt configuration
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
167
Freescale Semiconductor, Inc.
Interrupt Controller Module
7.8.1 Interrupt Sources and Prioritization
Each interrupt source in the system sends a unique signal to the interrupt controller. Up to 40 interrupt sources are supported. Each interrupt source can be programmed to one of 32 priority levels using PLSR in the interrupt controller. The highest priority level is 31 and lowest priority level is 0. By default, each interrupt source is assigned to the priority level 0. Each interrupt source is associated with a 5-bit priority level select value that selects one of 32 priority levels. The interrupt controller uses the priority levels as the basis for the generation of all interrupt signals to the M•CORE processor.
Interrupt requests may be forced by software by writing to IFRH and
IFRL. Each bit of IFRH and IFRL is logically ORed with the corresponding interrupt source signal before the priority level select logic. To negate the forced interrupt request, the interrupt handler can clear the appropriate IFR bit. IPR reflects the state of each priority level.
7.8.2 Fast and Normal Interrupt Requests
FIER allows individual enabling or masking of pending fast interrupt requests. FIER is logically ANDed with IPR, and the result is stored in
FIPR. FIPR bits are bit-wise ORed together and inverted to form the fast interrupt signal routed to the M•CORE processor. The FIPR allows software to quickly determine the highest priority pending fast interrupt.
The output of FIPR also feeds into a 32-to-5 priority encoder to generate the vector number to present to the M•CORE processor if vectored interrupts are required.
NIER allows individual enabling or masking of pending normal interrupt requests. NIER is logically ANDed with IPR, and the result is stored in
NIPR. NIPR bits are bit-wise ORed together and inverted to form the normal interrupt signal routed to the M•CORE processor. The normal interrupt signal is only asserted if the fast interrupt signal is negated. The
NIPR allows software to quickly determine the highest priority pending normal interrupt. The output of NIPR also feeds into a 32-to-5 priority encoder to generate the vector number to present to the M•CORE processor if vectored interrupts are required. If the fast interrupt signal is asserted, then the vector number is determined by the highest priority fast interrupt.
Technical Data
168 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Functional Description
If an interrupt is pending at a given priority level and both the corresponding FIER and NIER bits are set, then both the corresponding
FIPR and NIPR bits are set, assuming these bits are not masked.
Fast interrupt requests always have priority over normal interrupt requests, even if the normal interrupt request is at a higher priority level than the highest fast interrupt request.
If the fast interrupt signal is asserted when the normal interrupt signal is already asserted, then the normal interrupt signal is negated.
IPR, NIPR, and FIPR are read-only. To clear a pending interrupt, the interrupt must be cleared at the source using a special clearing sequence defined by each source. All interrupt sources to the interrupt controller are to be held until recognized and cleared by the interrupt service routine. The interrupt controller does not have any edge-detect logic. Edge-triggered interrupt sources are handled at the source module.
In ICR, the MASK[4:0] bits can mask interrupt sources at and below a selected priority level. The MFI bit determines whether the mask applies only to normal interrupts or to fast interrupts with all normal interrupts being masked. The ME bit enables interrupt masking.
ISR reflects the current vector number and the states of the signals to the M•CORE processor.
The vector number and fast/normal interrupt sources are synchronized before being sent to the M•CORE processor. Thus, the interrupt controller adds one clock of latency to the interrupt sequence. The fast and normal interrupt raw sources are not synchronized to allow these signals to be used to wake up the M•CORE processor during stop mode when all system clocks are stopped.
7.8.3 Autovectored and Vectored Interrupt Requests
The AE bit in ICR enables autovectored interrupt requests to the
M•CORE processor. AE is set by default, and all interrupt requests are autovectored. An interrupt handler may read FIPR or NIPR to determine the priority of the interrupt source. If multiple interrupt sources share the same priority level, then it is up to the interrupt service routine to determine the correct source of the interrupt.
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
169
Freescale Semiconductor, Inc.
Interrupt Controller Module
If the AE bit is 0, then each interrupt request is presented with a vector number. The low five bits of the vector number (4–0) are determined based on the highest pending priority, with active fast interrupts having priority over active normal interrupts. The remaining two bits (vector bits
5 and 6) are determined based on whether the interrupt request is a fast interrupt and the setting of the FVE bit. If FVE is set, then a fast interrupt request has a vector number different from that of a normal interrupt request as shown in
.
Table 7-4. Fast Interrupt Vector Number
Fast Interrupt
No
X
Yes
FVE
X
0
1
Interrupt Vector
Bits 6:5
01
01
10
If FVE is 0, both normal and fast interrupts requests assigned to priority levels 0–31 are mapped to vector numbers 32–63 in the vector table. If
FVE is 1, normal interrupt requests assigned to priority levels 0–31 are mapped to vector numbers 32–63 in the vector table.
If FVE is 1, then fast interrupt requests assigned to priority levels 0–31 are mapped to vector numbers 64–95 in the vector table. See
Vector
Number
0–31
32–63
64–95
96–127
Table 7-5. Vector Table Mapping
Usage
Interrupt Vector
Bits 6:5
00 Fixed exceptions (including autovectors)
Vectored interrupts
32 = lowest priority
63 = highest priority
Vectored interrupts
64 = lowest priority
95 = highest priority
Vectored interrupts (not used)
01
10
11
Technical Data
170 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Functional Description
7.8.4 Interrupt Configuration
After reset, all interrupts are disabled by default. To properly configure the system to handle interrupt requests, configuration must be performed at three levels:
• M•CORE processor
• Interrupt controller
• Local interrupt sources
Configure the M•CORE first, the interrupt controller second, and the local interrupt sources last.
7.8.4.1 M•CORE Processor Configuration
For fast interrupts, set the FIE[x] bit in FIER in the M•CORE processor.
For normal interrupts, set the NIE[x] bit. Both FIE and NIE are cleared at reset. To allow long latency, multicycle instructions to be interrupted before completion, set the IC bit.
VBR in the M•CORE processor defines the base address of the exception vector table. If autovectors are to be used, then initialize the
INT and FINT autovectors (vector numbers 10 and 11, respectively). If vectored interrupts are to be used, then initialize the vectored interrupts
(vector numbers 32–63 and/or 64–95). Whether 32 or 64 vectors are required depends on whether the fast interrupts share vectors with the normal interrupt sources based on the FVE bit in the interrupt controller
ICR.
For each vector number, create an interrupt service routine to service the interrupt, clear the local interrupt flag, and return from the interrupt routine.
7.8.4.2 Interrupt Controller Configuration
By default, each interrupt source to the interrupt controller is assigned a priority level of 0 and disabled. Each interrupt source can be programmed to one of 32 priority levels and enabled as either a fast or normal interrupt source. Also, the FVE and AE bits in ICR can be programmed to select autovectored/vectored interrupts and also determine if the fast interrupt vector number is to be separate from the normal interrupt vector.
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
171
Freescale Semiconductor, Inc.
Interrupt Controller Module
7.8.4.3 Interrupt Source Configuration
Each module that is capable of generating an interrupt request has an interrupt request enable/disable bit. To allow the interrupt source to be asserted, set the local interrupt enable bit.
Once an interrupt request is asserted, the module keeps the source asserted until the interrupt service routine performs a special sequence to clear the interrupt flag. Clearing the flag negates the interrupt request.
7.8.5 Interrupts
The interrupt controller assigns a number to each interrupt source, as
shows.
Table 7-6. Interrupt Source Assignment
11
12
13
8
9
10
14
15
Source Module Flag
0 PF1
Source Description
Queue 1 conversion pause
1
Flag Clearing Mechanism
Write PF1 = 0 after reading PF1 = 1
CF1 Queue 1 conversion complete Write CF1 = 0 after reading CF1 = 1
ADC
2
3
PF2 Queue 2 conversion pause Write PF2 = 0 after reading PF2 = 1
CF2 Queue 2 conversion complete Write CF2 = 0 after reading CF2 = 1
4 MODF Mode fault Write to SPICR1 after reading MODF = 1
SPI
5
6
7
SPIF Transfer complete Access SPIDR after reading SPIF = 1
TDRE Transmit data register empty Write SCIDRL after reading TDRE = 1
TC Transmit complete Write SCIDRL after reading TC = 1
SCI1
SCI2
RDRF Receive data register full
OR Receiver overrun
IDLE Receiver line idle
Read SCIDRL after reading RDRF = 1
Read SCIDRL after reading OR = 1
Read SCIDRL after reading IDLE = 1
TDRE Transmit data register empty Write SCIDRL after reading TDRE = 1
TC Transmit complete Write SCIDRL after reading TC = 1
RDRF Receive data register full Read SCIDRL after reading RDRF = 1
OR Receiver overrun
IDLE Receiver line idle
Read SCIDRL after reading OR = 1
Read SCIDRL after reading IDLE = 1
Technical Data
172 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Interrupt Controller Module
Functional Description
Table 7-6. Interrupt Source Assignment (Continued)
33
34
35
30
31
32
36
27
28
29
24
25
26
Source Module Flag
16
Source Description
C0F Timer channel 0
17 C1F Timer channel 1
21
22
23
18
19
20
TIM1
C2F
C3F
TOF
Timer channel 2
Timer channel 3
Timer overflow
PAIF Pulse accumulator input
PAOVF Pulse accumulator overflow
C0F Timer channel 0
TIM2
PIT1
PIT2
EPORT
C1F Timer channel 1
C2F Timer channel 2
C3F Timer channel 3
TOF Timer overflow
PAIF Pulse accumulator input
PAOVF Pulse accumulator overflow
PIF PIT interrupt flag
PIF PIT interrupt flag
EPF0 Edge port flag 0
EPF1 Edge port flag 1
EPF2 Edge port flag 2
EPF3 Edge port flag 3
EPF4 Edge port flag 4
37
38
39
EPF5 Edge port flag 5
EPF6 Edge port flag 6
EPF7 Edge port flag 7
Flag Clearing Mechanism
Write C0F = 1 or access IC/OC if TFFCA = 1
Write 1 to C1F or access IC/OC if TFFCA = 1
Write 1 to C2F or access IC/OC if TFFCA = 1
Write 1 to C3F or access IC/OC if TFFCA = 1
Write TOF = 1 or access TIMCNTH/L if TFFCA = 1
Write PAIF = 1 or access PAC if TFFCA = 1
Write PAOVF = 1 or access PAC if TFFCA = 1
Write C0F = 1 or access IC/OC if TFFCA = 1
Write C1F = 1 or access IC/OC if TFFCA = 1
Write C2F = 1 or access IC/OC if TFFCA = 1
Write C3F = 1 or access IC/OC if TFFCA = 1
Write TOF = 1 or access TIMCNTH/L if TFFCA = 1
Write PAIF = 1 or access PAC if TFFCA = 1
Write PAOVF = 1 or access PAC if TFFCA = 1
Write PIF = 1 or write PMR
Write PIF = 1 or write PMR
Write EPF0 = 1
Write EPF1 = 1
Write EPF2 = 1
Write EPF3 = 1
Write EPF4 = 1
Write EPF5 = 1
Write EPF6 = 1
Write EPF7 = 1
MMC2107 – Rev. 2.0
MOTOROLA Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
173
Freescale Semiconductor, Inc.
Interrupt Controller Module
Technical Data
174 Interrupt Controller Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 8. Static Random-Access Memory (SRAM)
8.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .175
Low-Power Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176
) . . . . . . . . . . . . . . . . . . . . 176
Standby Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176
Reset Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177
8.2 Introduction
Features of the static random-access memory (SRAM) include:
• On-chip, 8-Kbyte static random-access memory (SRAM)
• Fixed address space
• Byte, half-word (16-bit), or word (32-bit) read/write accesses
• One clock per access (including bytes, half-words, and words)
• Supervisor or user mode access
• Standby power supply switch to support an external power supply
8.3 Modes of Operation
Access to the SRAM is not restricted in any way. The array can be accessed in all supervisor and user modes.
MMC2107 – Rev. 2.0
MOTOROLA Static Random-Access Memory (SRAM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
175
Freescale Semiconductor, Inc.
Static Random-Access Memory (SRAM)
8.4 Low-Power Modes
In wait, doze, and stop modes, clocks to the SRAM are disabled. No recovery time is required when exiting any low-power mode.
8.5 Standby Power Supply Pin (V
STBY
)
The standby power supply pin (V
STBY
) provides standby voltage to the
RAM array if V
DD
is lost. V
STBY
is isolated from all other V
DD
nodes.
8.6 Standby Operation
When the chip is powered down, the contents of the SRAM array are maintained by the standby power supply, V
STBY
. If the standby voltage falls below the minimum required voltage, the SRAM contents may be corrupted. The SRAM automatically switches to standby operation with no loss of data when the voltage on V
DD
is below the voltage on V
STBY
.
In standby mode, the SRAM does not respond to any bus cycles.
Unexpected operation may occur if the central processor unit (CPU) requests data from the SRAM in standby mode. If standby operation is not needed, then the V
STBY
pin should be connected to V
DD
.
The current on V
STBY
may exceed its specified maximum value at some time during the transition time during which V
DD
is at or below the voltage switch threshold to a threshold above V
SS
. If the standby power supply cannot provide enough current to maintain V
STBY
above the required minimum value, then a capacitor must be provided from V
STBY to V
SS
. The value of the capacitor, C, can be calculated as:
C = I
×
V where:
I is the difference between the transition current requirement and the maximum power supply current, t is the duration of the V
DD
transition near the voltage switch threshold, and
V is the difference between the minimum available supply voltage and the required minimum V
STBY
voltage.
Technical Data
176 Static Random-Access Memory (SRAM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Static Random-Access Memory (SRAM)
Reset Operation
8.7 Reset Operation
The SRAM contents are undefined immediately following a power-on reset. SRAM contents are unaffected by system reset.
If a synchronous reset occurs during a read or write access, then the access completes normally and any pipelined access in progress is stopped without corruption of the SRAM contents.
8.8 Interrupts
The SRAM module does not generate interrupt requests.
MMC2107 – Rev. 2.0
MOTOROLA Static Random-Access Memory (SRAM)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
177
Freescale Semiconductor, Inc.
Static Random-Access Memory (SRAM)
Technical Data
178 Static Random-Access Memory (SRAM)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 9. Non-Volatile Memory FLASH (CMFR)
9.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .182
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .182
Disabled Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
Glossary of Terms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185
Registers and Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . 186
Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .187
CMFR Module Configuration Register . . . . . . . . . . . . . .188
CMFR Module Test Register . . . . . . . . . . . . . . . . . . . . . 193
CMFR High-Voltage Control Register . . . . . . . . . . . . . . 196
Array Addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .203
Read Page Buffers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203
Program Page Buffers . . . . . . . . . . . . . . . . . . . . . . . . . . 204
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
Master Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
Register Read and Write Operation . . . . . . . . . . . . . . . . . . 205
Array Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206
Program Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207
Program Margin Reads . . . . . . . . . . . . . . . . . . . . . . . . . 211
Programming Shadow Information. . . . . . . . . . . . . . . . . 212
Program Pulse-Width and Amplitude Modulation . . . . . 213
Overprogramming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
179
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Erasing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214
Erase Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215
Erase Margin Reads . . . . . . . . . . . . . . . . . . . . . . . . . . . 218
Erasing Shadow Information Words. . . . . . . . . . . . . . . . 219
Erase Pulse Amplitude and Width Modulation . . . . . . . . . . 219
Emulation Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
Master Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .220
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220
9.2 Introduction
This section describes the operation of the embedded FLASH memory.
The FLASH memory can be read, programmed, and erased from a single external programming voltage supply, V
PP
. The program and erase operations are enabled through the use of an internal charge pump.
The CDR MoneT FLASH uses the Motorola one-transistor bitcell
(MoneT). The 128-Kbyte CMFR array is divided into 16-Kbyte
(16,384 bytes) array blocks. The CMFR array size is created by using eight array blocks.
The primary function of the CMFR is to serve as electrically programmable and erasable NVM to store program instructions and/or data. It is a class of nonvolatile solid state silicon memory device consisting of an array of isolated elements, a means for selectively adding and removing charge to the elements electrically and a means of selectively sensing the stored charge in the elements. When power is removed from the device, the stored charge of the isolated elements are retained.
The CMFR is arranged into two major sections as shown in
The first section is the MoneT array used to store system program and data. The second section is the bus interface unit (BIU) that controls access and operation of the CMFR array.
Technical Data
180 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Features
9.3 Features
Features of the CMFR module include:
• MoneT FLASH bitcell
• 128-Kbyte array size using 16-Kbyte blocks
• Array block restriction control:
– Array block erasing
– Array protection for program and erase operations
– Supervisor space and supervisor/unrestricted space selection
– Data space and instruction/data spaces selection.
• 32-bit word length
• Page mode read:
– Retains two separate pages
– Read page size of 32 bytes (8 words)
– Off-page read access time of two clocks
– On-page read access time of one clock
• Programming:
– Program up to 512 bytes at a time
– Simultaneously program up to eight 64-byte pages located at the same block offset address
• External V
PP
program and erase power supply
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
181
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
9.4 Modes of Operation
This subsection describes the two modes of operation:
1. Stop mode
2. Disabled mode
9.4.1 Stop Mode
When the FSTOP bit in the CMFR module configuration register
(CMFRMCR) register is set, the CMFR enters a low-power operation mode. Write to FSTOP bit is allowed only when SES = 0 in the CMFR high-voltage control register (no high-voltage operations). When the
FSTOP bit is set, only CMFRMCR can be accessed, accesses to the array are ignored, and accesses to other registers are terminated with bus errors. To prevent unpredictable behavior it is recommended to change this bit separately. The CMFR requires a recovery time of 16 clocks after exiting stop mode. This means that if a read access to the array is done immediately after writing FSTOP = 0, the access is completed after 16 clocks.
9.4.2 Disabled Mode
When the DIS bit in CMFRMCR is set, the array is disabled and the BIU does not respond to array accesses. Write to DIS bit is allowed only when SES = 0 (no high-voltage operations). Disabling the CMFR does not place the module in the lowest power consumption mode like stop mode, but does place the CMFR in a safe state and prevents the CMFR from conflicting on the internal bus during an external boot. There is no recovery time required when re-enabling the CMFR.
For details of the CMFR module configuration register (CMFRMCR) see
9.7.1.1 CMFR Module Configuration Register and
.
Technical Data
182 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Block Diagram
9.5 Block Diagram
MMC2107 – Rev. 2.0
MOTOROLA
64-BYTE PROGRAM PAGE BUFFER 7
16-KBYTE ARRAY BLOCK 7 0x0001_c000—0x0001_ffff
64-BYTE PROGRAM PAGE BUFFER 6
16-KBYTE ARRAY BLOCK 6 0x0001_8000—0x0001_bfff
32-BYTE READ PAGE BUFFER 1
16-KBYTE ARRAY BLOCK 5
64-BYTE PROGRAM PAGE BUFFER 5
0x0001_4000—0x0001_7fff
16-KBYTE ARRAY BLOCK 4
64-BYTE PROGRAM PAGE BUFFER 4
64-BYTE PROGRAM PAGE BUFFER 3
0x0001_0000—0x0001_3fff
16-KBYTE ARRAY BLOCK 3
64-BYTE PROGRAM PAGE BUFFER 2
0x0000_c000—0x0000_ffff
16-KBYTE ARRAY BLOCK 2
32-BYTE READ PAGE BUFFER 0
0x0000_8000—0x0000_bfff
16-KBYTE ARRAY BLOCK 1 0x0000_4000—0x0000_7fff
64-BYTE PROGRAM PAGE BUFFER 1
16-KBYTE ARRAY BLOCK 0
AND SHADOW INFORMATION
0x0000_0000—0x0000_3fff
64-BYTE PROGRAM PAGE BUFFER 0
BUS INTERFACE UNIT (BIU)
Figure 9-1. CMFR 128-Kbyte Block Diagram
The CMFR is divided into array blocks to allow for independent erase, address attributes restriction, and protection from program and erase for each array block. The size of an array block in the CMFR module is fixed at 16 Kbytes. The total CMFR array is distributed into eight blocks. For a detailed description of the read page buffer operation see
and
Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
183
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
To improve system performance, the BIU accesses information in the array at 32 bytes per access. These 32 bytes are copied in a read page buffer aligned to the low-order addresses. A CMFR array contains two non-overlapping read page buffers. The first read page buffer is associated to the lower array blocks. The second read page buffer is associated to the higher array blocks. Read access time of the data in the current read page buffers is one system clock, while the time to read a new page into a page buffer and access the required information is two system clocks. These accesses are known as an on-page read and an off-page read, respectively. To prevent the BIU from accessing an unnecessary page from the array, the CMFR monitors the address to determine if the required information is in one of the two current read page buffers and the access is valid for the module. This strategy allows the CMFR to have a two-clock read for an off-page access and one-clock for an on-page access. In normal operation write accesses to the CMFR array are not allowed, a write access causes a bus error.
The CMFR requires an external program or erase voltage, V
PP
, to program or erase the array. Special control logic is included to require a specific series of read and write accesses.
To improve program performance, the CMFR programs up to eight unique 64-byte pages simultaneously in eight separate array blocks.
These 64 bytes are aligned to the low-order addresses to form a program page buffer.
Each of the pages being programmed simultaneously are located at the same block offset address. Erasing is performed on one or more of the selected array blocks simultaneously.
An extra row (256 bytes) of the CMFR array is used to provide reset configuration information and is called shadow information. This row may be accessed by setting the SIE bit in the CMFR module configuration register and accessing the CMFR array. The shadow information is in the lowest array block 0 of the CMFR array. Note that the shadow row is erased with block 0.
Technical Data
184 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Glossary of Terms
9.6 Glossary of Terms
Array block – CMFR array subdivision is a 16-Kbyte contiguous block of information. Each array block can be erased independently.
BIU – Bus interface unit that controls access and operation of the CMFR
CMFR – CDR MoneT FLASH ARray
Erase interlock write – A write to any CMFR array address after initializing the erase sequence
Erase margin read – Special off-page read of the CMFR array in which the CMFR hardware adjusts the reference of the sense amplifier to check for correct erase operation. All CMFR off-page reads between the erase interlock write and clearing the SES bit are erase margin reads.
Initialize program/erase sequence – The write to the high-voltage control register that changes the SES bit from a 0 to a 1
MoneT – The Motorola one-transistor bitcell
Off-page read – Array read operation that requires two clocks and updates a page buffer
On-page read – Array read operation that accesses information in one of the read page buffers and requires one clock.
Overprogrammed – By exceeding the specified programming time and/or voltage, a CMFR bit can be overprogrammed. This causes erased bits in the same column in the same array block to read as programmed.
Programming write – A write to a CMFR array address to transfer information into a program page buffer. The CMFR accepts programming writes after initializing the program sequence until the EHV bit is changed from a 0 to a 1.
Program margin read – Special off-page read of the CMFR array in which the CMFR hardware adjusts the reference of the sense amplifier to check for correct program operation. All CMFR array off-page reads between the first programming write and clearing the SES bit are program margin reads.
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
185
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Program page buffer – 64 bytes of information used to program the
CMFR. This information is aligned to a 64-byte boundary within the
CMFR. The CMFR module has eight program page buffers, one per array block.
Read page buffer – 32-byte block of information that is read from the
CMFR array. This information is aligned to a 32-byte boundary within the
CMFR. The CMFR module has two read page buffers.
Shadow information – An extra row (256 bytes) of the CMFR array used to provide Motorola internal use data and also possibly user defined information. This row may be accessed by setting the SIE bit in the CMFR module configuration register and accessing the CMFR array.
The shadow information is the lowest array block 0 of the CMFR array.
9.7 Registers and Memory Map
The CMFR module consists of two addressed sections. The first is the
32-byte control registers used to configure, program, erase, and test the
array while, the second is the array. See Figure 9-2 .
0x00d0_001f
UNIMPLEMENTED
CMFR HIGH-VOLTAGE CONTROL
REGISTER (CMFRCTL)
CMFR MODULE TEST REGISTER
(CMFRMTR)
CMFR MODULE CONFIGURATION
REGISTER (CMFRMCR)
0x00d0_000c
0x00d0_000b
0x00d0_0008
0x00d0_0007
0x00d0_0004
0x00d0_0003
0x00d0_0000
0x00d0_0020
0x00d0_0000
0x0001_ffff
FLASH CONTROL
32 BYTES
CMFR FLASH
128 KBYTES
0x0000_0000
Figure 9-2. CMFR Array and Control Register Addressing
Technical Data
186 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
9.7.1 Control Registers
The control registers control CMFR operation. On reset, the registers are loaded with default reset information.
Table 9-1. Non-Volatile Memory FLASH Memory Map
Address
0x00d0_0000
0x00d0_0004
0x00d0_0008
0x00d0_000c through
0x00d0_001f
Control Register
Located in Supervisor Data Space
Module configuration register (CMFRMCR)
Module test register (CMFRMTR)
High-voltage control register (CMFRCTL)
Unimplemented
The access time of a CMFR register is one system clock for both read and write accesses. Accesses to unimplemented registers cause the
BIU to generate a transfer error exception.
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
187
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
9.7.1.1 CMFR Module Configuration Register
The CMFR module configuration register (CMFRMCR) controls operation of the CMFR array and BIU.
Address: 0x00d0_0000 through 0x00d0_0003
Bit 31 30 29
0 Read:
Write:
Reset:
FSTOP
0
Bit 23
FDBG
0
22
0
21
Read:
Write:
SUPV7 SUPV6 SUPV5
28
EME
Note 1
20
SUPV4
27
SIE
0
19
SUPV3
26
LOCKCTL
0
18
SUPV2
25
DIS
Note 1
17
SUPV1
Bit 24
RSVD24
0
Bit 16
SUPV0
Reset: 1
Bit 15
1
14
1
13
1
12
1
11
1
10
1
9
1
Bit 8
Read:
Write:
Reset:
DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
0
Bit 7
0
6
0
5
0
4
0
3
0
2
0
1
0
Bit 0
Read:
PROTECT7 PROTECT6 PROTECT5 PROTECT4 PROTECT3 PROTECT2 PROTECT1 PROTECT0
Write:
Reset: 1 1 1 1 1 1 1 1
= Writes have no effect and the access terminates without a transfer error exception.
Notes:
1. Reset state is determined during reset configuration.
Figure 9-3. CMFR Module Configuration Register (CMFRMCR)
Technical Data
188 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
FSTOP — FLASH Stop Enable Bit
The read-always FSTOP bit causes the CMFR to enter a low-power stop mode. Writing has no effect if SES = 1. When FSTOP is set, the
BIU continues to operate to allow accesses to CMFRMCR. Accesses to other registers are terminated with bus error. Accesses to the array are ignored. To prevent unpredictable behavior, change the FSTOP bit in a separate write operation.
1 = CMFR in low-power stop mode
0 = CMFR in normal mode
FDBG — FLASH Debug Enable Bit
The read/write FDBG bit determines whether the set-once LOCKCTL bit is writable when the chip is in debug mode. Writing to the FDBG bit must occur before the LOCKCTL bit is writable.
1 = Debug mode enabled
0 = Debug mode disabled
EME — Emulation Enable Bit
The read-always EME bit enables the CMFR to enter emulation mode. EME is writable when the LOCKCTL and DIS bits are set.
During emulation mode the CMFR terminates array access cycles, but does not drive data. Array data can be emulated by reading an external memory, and on-page/off-page timing is the same as in non-emulation mode. Note that write accesses to the array space are the same as normal mode.
1 = Emulation mode enabled
0 = Emulation mode disabled
For more information about emulation operation see 9.8.7 Emulation
SIE — Shadow Information Enable Bit
The read-always SIE bit selects the shadow information row. SIE is write-protected when the ERASE bit is clear and the SES bit is set.
When SIE is set and an array location is read using supervisor data, the shadow information is read from a location determined by the column, 32 byte read page select, and word addresses of the access.
Accessing the control block registers accesses the registers and not the shadow information.
1 = Shadow information enabled; normal array access disabled
0 = Shadow information disabled; normal array access enabled
Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
189
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
The address range of the shadow information is the entire address range of the array, but the high order array addresses, are not used to encode the location.
NOTE: When SIE = 1, only the program page buffer associated with the lowest block can be programmed. The other program page buffers cannot be accessed and do not apply any programming voltages to their array blocks while programming the shadow information. The shadow information is in block 0.
LOCKCTL — Lock Control Bit
The read-always, set-once LOCKCTL bit controls the write-lock function. Once the LOCKCTL bit is set in normal operation, the write-lock can only be disabled again by a master reset. The
LOCKCTL bit is writable if the device is in debug mode.
1 = Write-locked registers protected
0 = Write-lock disabled
Setting the LOCKCTL bit locks the SUPV[7:0], DATA[7:0] and
PROTECT[7:0] bits. Writing to these bits has no effect; the cycle ends normally and the bits do not change.
NOTE: If LOCKCTL is set before PROTECT[7:0] is cleared, the device must use debug mode to program or erase the CMFR.
The default reset state of LOCKCTL is 0. It can be set once after master reset to allow protection of the write-locked register bits after initialization.
If the LOCKCTL bit and write-locked register bits are written simultaneously, the new value does not affect the current cycle.
DIS — Disable Bit
The read-always DIS bit disables array information. Writing to DIS has no effect if the SES bit is set. When DIS is set, the array is disabled and the CMFR BIU does not respond to array accesses.
The reset value is defined during reset configuration by the external
D28 pin.
1 = Array information disabled
0 = Array information enabled
Technical Data
190 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
RSVD24 — Reserved
Writing to this read/write bit updates the value but has no effect on functionality.
SUPV[7:0] — Supervisor Space Field
The read-always SUPV[7:0] field controls supervisor/unrestricted address space assignment of array blocks. The field is writable when the LOCKCTL bit is clear.
Array blocks that correspond to 1s in SUPV[7:0] are selected for data address space.
Each array block can be mapped into supervisor or unrestricted address space. When an array block is mapped into supervisor address space (SUPV[M] = 1) only supervisor accesses are allowed.
A user access to a location in supervisor address space causes a data error exception. When an array block is mapped into unrestricted address space (SUPV[M] = 0) both supervisor and user accesses are allowed.
The default reset state of SUPV[7:0] bits are supervisor address space (SUPV[M] = 1).
1 = Array block in supervisor address space
0 = Array block in unrestricted address space
DATA[7:0] — Data Space Field
The read-always DATA[7:0] field controls data/program address space assignment of array blocks. When LOCKCTL = 1, the
DATA[7:0] field is write-protected, and writing to it has no effect.
Array blocks that correspond to 1s in DATA[7:0] are selected for data address space.
Each array block can be mapped into data address space or both data and program address space. When an array block is mapped into data address space (DATA[M] = 1) only data accesses are allowed.
A program access to a location in data address space causes a data error exception. When an array block is mapped into both data and program address space (DATA[M] = 0) both data and program accesses are allowed.
The default reset state of DATA[7:0] bits are data and program address space (DATA[M] = 0).
1 = Array block in data address space
0 = Array block is both data and program address space
Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
191
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
PROTECT[7:0] — Block Protect Field
The read-always PROTECT[7:0] field protects array blocks from program and erase operations. If LOCKCTL = 1 or SES = 1, writing to
PROTECT[7:0] has no effect.
Array blocks that correspond to 1s in PROTECT[7:0] are selected for data address space.
Each array block can be protected from program and erase operation by setting its PROTECT bit. The CMFR BIU performs all programming and erase interlocks except that the program and erase voltages are not applied to locations within the protected array block(s).
The default reset state of PROTECT[7:0] bits are protected
(PROTECT[M] = 1).
1 = Array block protected
0 = Array block not protected
CAUTION: If the LOCKCTL bit is set before PROTECT[7:0] is cleared, the device must use debug mode to program or erase the CMFR.
Technical Data
192 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
9.7.1.2 CMFR Module Test Register
The CMFR module test register (CMFRMTR) controls the CMFR array and BIU.
Address: 0x00d0_0004 through 0x00d0_0007
Bit 31 30 29
0 0 0 Read:
Write:
Reset:
Bit 23
0
22
0
21
0 Read:
Write:
Reset:
Bit 15
0
14
0
13
0 Read:
Write:
Reset:
Bit 7
0
6 5
Read:
Write:
Reset: 0
RSVD6
0
GDB
0
4
0
28
0
20
0
12
0
27
0
19
0
11
NVR
0
3
0
26
0
18
0
10
PAWS2 PAWS1 PAWS0
0
2
0
9
0
1
0
25
0
17
0
Bit 24
0
Bit 16
0
Bit 8
0
Bit 0
0
0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 9-4. CMFR Module Test Register (CMFRMTR)
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
193
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
NVR — Negative Voltage Range Select Bit
The read-always NVR bit modulates the negative pump output to select the negative voltage range in program and erase modes as shown in
Table 9-2 . NVR is writable when the HVS bit is clear but has
no effect when the GDB bit is clear.
1 = Negative voltage low range
0 = Negative voltage high range
Table 9-2. Negative Voltage Modulation
PAWS[2:0]
100
101
NVR = 0
–6 V
–7 V
NVR = 1
–2 V
–3 V
110
111
–8 V
–9 V
0XX
Reserved
(1)
1. When PAWS[2] = 0 and PAWS[1:0] have no effect.
–4 V
–5 V
PAWS[2:0] — Pulse Amplitude/Width Select Field
The read-always PAWS[2:0] field selects the pulse drain amplitude and width for program or erase operations. PAWS[2:0] is writable when the HVS bit is clear. PAWS[2] must be set for all program and erase operations. If GDB = 1, the gate/source voltage applied during program/erase is determined by PAWS[1:0] and NVR and shown in
NOTE: The program pulse time is equal to the value selected by the pulse width timing control. When SES = 1, write to SCLKR[2:0], CLKPE[1:0], and
CLKPM[6:0] only when PAWS[2] = 1. Do not write to PAWS[2:0] during high-voltage operations.
RSVD6 — Reserved
Reserved for factory test and must remain clear at all times
Technical Data
194 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
GDB — Gate or Drain/Source Select Bit
The read-always GDB bit selects gate, source, or drain for voltage modulation. GDB is writable when the SES bit is clear.
GDB selects the gate, source, or drain. In programming, GDB selects gate (GDB = 1) or drain (GDB = 0) voltage for amplitude modulation.
When PAWS[2] = 0, mask plugs control amplitude modulation. When
PAWS[2] = 1, the PAWS[1:0] bits control amplitude modulation.
1 = Gate selected
0 = Drain/source selected
Table 9-3. Drain Amplitude Modulation (GDB = 0)
PAWS[2:0]
100
101
110
111
Drain Voltage
60% V
PP
70% V
PP
80% V
PP
V
PP
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
195
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
9.7.1.3 CMFR High-Voltage Control Register
The CMFR high-voltage control register (CMFRCTL) controls the program and erase operations of the CMFR.
Address: 0x00d0_0008 through 0x00d0_000b
Bit 31 30 29
0 Read:
Write:
Reset:
Read:
Write:
HVS
0
Bit 23
0
0
22
CLKPM6
0
21
CLKPM5
28
0
20
CLKPM4
27
SCLKR2 SCLKR1 SCLKR0
0
19
CLKPM3
26
0
0
18
CLKPM2
25
CLKPE1
0
17
CLKPM1
Bit 24
CLKPE0
0
Bit 16
CLKPM0
Reset: 0
Bit 15
0
14
0
13
0
12
0
11
0
10
0
9
0
Bit 8
Read:
BLOCK7 BLOCK6 BLOCK5 BLOCK4 BLOCK3 BLOCK2 BLOCK1 BLOCK0
Write:
Reset: 0 0 0 0 0 0 0 0
Bit 7 6 5 4 3 2 1 Bit 0
Read:
Write:
Reset:
0
0
RSVD6
0
1
1
0
0
0
0
ERASE
0
SES
0
EHV
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 9-5. CMFR High-Voltage Control Register (CMFRCTL)
HVS — High Voltage Status Bit
The read-only HVS bit reflects the status of the program/erase pulse.
Writing to HVS has no effect. HVS is set when a pulse is active and during recovery. While HVS = 1, accesses to the array cause a bus error, and SES cannot be changed. The pulse becomes active when the EHV bit is set and is terminated by clearing EHV or by the pulse
width timing control. See Figure 9-6 .
1 = Pulse applied to array or CMFR in recovery
0 = Pulse not applied to array
Technical Data
196 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
EHV
HVS
PULSE WIDTH
RECOVERY
Recovery = 48 scaled clocks or 128 clocks
Figure 9-6. Pulse Status Timing
RECOVERY
The recovery time is the time that the CMFR requires to remove the program or erase voltage from the array before switching to another mode of operation. The recovery time is determined by the
SCLKR[2:0] field and the ERASE bit. If SCLKR is not 000, the recovery time is 48 of the scaled clock periods. If SCLKR = 000 the recovery time is 128 clocks.
Once reset is completed HVS indicates no program or erase pulse
(HVS = 0).
SCLKR[2:0] — System Clock Range Field
The read/write SCLKR[2:0] field selects the system clock range for program/erase pulse timing.
NOTE: The SCLKR[2:0] bits are not write protected by the SES bit. Unless the
PAWS[2] bit is set, writes to SCLKR[2:0] in software should not be changed if SES = 1.
To control the pulse widths for program and erase operations, the CMFR uses the system clock and the timing control in CMFRCTL. The total pulse time is defined by: pulse width = system clock period
×
R
×
2
N ×
M
Where:
R = clock scaling (see
N = 5 + CLKPE[1:0] + ( (ERASE)
×
10)
M = 1 + CLKPM[6:0]
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
197
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Table 9-4. System Clock Range
SCLKR[2:0]
000
001
010
011
100
101
110 and 111
System Clock Frequency (MHz)
Minimum Maximum
(1)
8
12
18
24
36
Reserved
12
18
24
36
40
Clock Scaling (R)
Reserved by Motorola for future use
1
3/2
2
3
4
1. The maximum system clock frequency is 33 MHz.
The control of the program/erase pulse timing is divided into three functions.
The first term of the timing control is the clock scaling, R. The value of R is determined by the system clock range (SCLKR[2:0]). SCLKR[2:0] defines the base clock of the pulse timer. Use
to set
SCLKR[2:0] based on the system clock frequency.
CAUTION: If the correct value for SCLKR[2:0] is not selected from the table, the pulse timer may run too fast and cause damage to the device.
The system clock period is multiplied by the clock scaling value to generate a 83.3-ns to 125-ns scaled clock. This scaled clock is used to run the charge pump submodule and the next functional block of the timing control.
NOTE: The minimum specified system clock frequency for program and erase operations is 8.0 MHz. The CMFR does not have any means to monitor the system clock frequency and cannot prevent program or erase operation at frequencies below 8.0 MHz. Attempting to program or erase the CMFR at system clock frequencies lower than 8.0 MHz does not damage the device if the maximum pulse times and total times are not exceeded. While some bits in the CMFR array may change state if programmed or erased at system clock frequencies below 8.0 MHz, the full program or erase transition is not assured.
Technical Data
198 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
CAUTION: Never stop or alter the system clock frequency during a program or erase operation. Changing the clock frequency during program or erase results in inaccurate pulse widths and variations in the charge pump output.
The default reset state of SCLKR[2:0] is 000, giving a clock scaling of 1, and the program or erase pulse is not terminated until EHV is cleared by a software write.
CLKPE[1:0] — Clock Period Exponent Field
The read/write CLKPE[1:0] field selects the clock period exponent for program/erase pulse timing. The second term of the timing control is the clock multiplier, 2
N
. The program pulse number (pulse), clock period exponent bits (CLKPE[1:0]), and ERASE define the exponent in the 2
N
multiply of the clock period. The exponent, N, is defined by the equation:
N = 5 + CLKPE[1:0] + [(ERASE)
×
10]
All of the exponents are shown in Table 9-5 .
NOTE: The CLKPE[1:0] bits are not write protected by the SES bit. Unless the
PAWS[2] bit is set, writes to CLKPE[1:0] in software should not be changed if SES = 1.
The default reset state of CLKPE[1:0] is 00 .
Table 9-5. Clock Period Exponent and Pulse Width Range
ERASE CLKPE[1:0] Exponent (N)
0
1
11
00
01
10
11
00
01
10
5
6
7
8
15
16
17
18
1. The maximum system clock frequency is 33 MHz.
Pulse Width Range for all System Clock
Frequencies from 8.0 MHz to 33.0 MHz
2
Minimum
N
×
1.25E – 7
4.00
µ s
8.00
µ s
16.00
µ s
32.0
µ s
4.096 ms
8.192 ms
16.39 ms
32.77 ms
2
(1)
N
×
Maximum
128
×
8.33E – 8
0.34 ms
0.68 ms
1.36 ms
2.73 ms
349.5 ms
699.0 ms
1.398 s
2.796 s
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
199
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
CLKPM[6:0] — Clock Period Multiplier Field
The third term of the timing control is the linear clock multiplier, M. The clock period multiplier, CLKPM[6:0], defines a linear multiplier for the program or erase pulse. M is defined by:
M = 1 + (CLKPM[6:0])
This allows the program/erase pulse to be from 1 to 128 times the pulse set by the system clock period, SCLKR[2:0] and CLKPE[1:0].
The default reset state of CLKPM[6:0] is binary 000 0000, which gives a multiplier of 1.
NOTE: The CLKPM[6:0] bits are not write protected by the SES bit. Unless the
PAWS[2] bit is set, writes to CLKPM[6:0] in software should not be changed if SES = 1.
Table 9-6 shows an example of calculating the values of SCLKR[2:0],
CLKPE[1:0] and CLKPM[6:0] for a 1-ms program pulse, ERASE = 0, in a system with a 33.0-MHz system clock having a period of 30.3 ns.
Table 9-6. Determining SCLKR[2:0], CLKPE[1:0], and CLKPM[6:0]
No.
1
Example Calculation
Determine SCLKR[2:0] —
Table 9-4 shows that a SCLKR[2:0] value of 100
and an R value of 3 gives a system clock frequency from 24 MHz to 36 MHz.
2
Determine CLKPE[1:0] —
shows that when
ERASE = 0, a 1-ms program pulse can be generated by an N value of 7
(CLKPE[1:0] = 10) or 8 (CLKPE[1:0] = 11). An N value of 8 is used in this example.
3
4
Determine CLKPM[6:0] — Using the selected values of N and R in the pulse width equation, pulse width = system clock period
×
R
×
2
N ×
M and solving for M yields 42.97. Rounding M to 43 and using the M equation,
M = 1 + (CLKPM[6:0]) and solving for CLKPM[6:0] yields 42.
Check the results — pulse width = 30.3 ns
×
3
×
2
8 ×
43 = 1.00 ms where
SCLKR[2:0] = 100, CLKPE[1:0] = 11, CLKPM[6:0] = 0101010, ERASE = 0, system clock frequency = 33.0 MHz
Technical Data
200 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
BLOCK[7:0] — Block Program and Erase Field
The read/write BLOCK[7:0] field selects array blocks for program or erase operation. BLOCK[7:0] is writable when the SES bit is clear. If
SES is written in the same cycle with BLOCK[7:0] bits, the write permission to BLOCK[7:0] bits depends on the previous value of SES.
Up to eight blocks at once can be selected for program operation.
Array blocks that correspond to 1s in BLOCK[7:0] are selected for program or erase operation. The BLOCK[7:0] default state is $00, not selected for program or erase.
1 = Array block selected for program or erase
0 = Array block not selected for program or erase
RSVD6 — Reserved
Reserved for test purposes. Writing to this read/write bit updates the values and could affect functionality if set to 1.
ERASE — Program or Erase Select Bit
The read-always ERASE bit selects program or erase operations.
ERASE is writable when the SES bit is clear. If SES and ERASE are written in the same cycle, the write permission to ERASE bit depends on the previous value of SES.
When ERASE = 0, the array is configured for programming, and if
SES = 1 the SIE bit is write locked. When ERASE = 1, the array is configured for erasing, and SES does not write lock the SIE bit.
1 = Erase operation
0 = Program operation
SES — Start/End Sequence Bit
The read-always SES bit signals the start and end of a program or erase sequence. SES is writable when the HVS and EHV bits are clear. If SES and EHV are written in the same cycle, the write permission to SES depends on the previous value of EHV. At the start of a program or erase sequence, SES is set, locking PROTECT[7:0],
BLOCK[7:0], and ERASE.
1 = CMFR configured for program or erase operation
0 = CMFR not configured for program or erase operation
NOTE: SES does not lock the SCLKR[2:0], CLKPE[1:0], and CLKPM[6:0] bits.
Do not change these bits in software when SES = 1 unless
PAWS[2] = 1.
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
201
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Technical Data
202
At this point the CMFR is ready to receive the programming writes, the erase interlock write, or a write to CMFRMCR for programming the reset values of the DIS bit, or a write to CMFRRC.
NOTE: The erase interlock write is a write to any CMFR array location after SES is set and ERASE = 1.
If the ERASE bit is a 0, the CMFR BIU accepts programming writes to the CMFR array address for programming. The first programming write selects the program page offset address to be programmed along with the data for the programming buffers at the location written.
All programming writes after the first write update the program buffers using the lower address and the block address to select the program
page buffers to receive the data. See 9.7.2.2 Program Page Buffers
for further information. After the data has been written to the program buffers the EHV bit is set (written to a 1) to start the programming pulse and lock out further programming writes.
If the ERASE bit is a 1, the CMFR BIU accepts writes to the CMFR array address for erase. An erase interlock write is required before the
EHV bit can be set.
At the end of the program or erase operation, the SES bit must be cleared (written to a 0) to return to normal operation and release the program buffers and the locked bits. The CMFR requires a recovery time of 16 clocks after negating SES. This means that if a read access to the CMFR array is done immediately after writing SES = 0, the access is completed after 16 clocks. Also, the FSTOP bit should not be asserted during this recovery time.
The default reset state of SES is not configured for program or erase operation (SES = 0).
EHV — Enable High-Voltage Bit
The read-always EHV bit controls the application of the program or erase voltage to the CMFR. High-voltage operations to the array, special shadow locations or NVM registers can occur only if EHV = 1.
EHV can be asserted only after the SES bit has been asserted and a valid programming write(s) or erase hardware interlock write has occurred. Attempts to assert EHV when SES is negated (including the cycle which writes 0 to SES), or when a valid programming write or erase hardware interlock write has not occurred since SES was asserted have no effect.
Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Registers and Memory Map
Once EHV is set, SES cannot be changed; attempts to read or write the array or CMFRRC cause bus errors.
The default reset state of EHV disables program or erase pulses
(EHV = 0). A master reset while EHV = 1 terminates the high-voltage operation and the CMFR generates the required sequence to disable the high voltage without damage to the high-voltage circuits.
1 = Program/erase pulse enabled
0 = Program/erase pulse disabled
9.7.2 Array Addressing
Information in the array is accessed in 32-byte pages. Two read page buffers are aligned to the low order addresses. The first page buffer is for the lower array blocks. The second page buffer is for the higher array blocks. Access time of information in the read page buffers is one system clock. Access time for an off-page read is two system clocks. To prevent the BIU from accessing an unnecessary page from the array, the CMFR monitors the address to determine if the required information is within one of the two read page buffers and the access is valid for the module.
This strategy allows the CMFR to have a 2-clock read for an off-page access and a 1-clock read for an on-page access.
Writing to the array while not in a program/erase sequence causes a bus error.
9.7.2.1 Read Page Buffers
The two 32-byte read page buffers are fully independent and are located in two separate read sections of the array. The BIU monitors the status and address of each page buffer. The status of the read page buffers are usually valid, but are made invalid by these operations:
• Reset
• Programming write
• Erase interlock write
• Setting the EHV bit
• Clearing the SES bit
• Setting or clearing the SIE bit
• Exiting stop mode
• Exiting disable mode
• Exiting boot mode
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
203
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Each access to the array determines if the requested location is within the current pages. If the requested location is not within the read page buffers, the appropriate read page buffer is made invalid and a new page of information is fetched from the array. The page buffer address is updated and status is made valid. If the requested location is within one of the current page buffers or has been fetched from the array, the selected bytes are transferred to the CPU, completing the access. Array accesses that make the page buffer(s) invalid are off-page reads that require two system clocks. Array accesses that do not make the page buffer(s) invalid are on-page reads that require one system clock.
9.7.2.2 Program Page Buffers
The CMFR can program up to eight 64-byte pages at one time. Each program page buffer is associated with one array block. All program page buffers share the same block offset address, stored in the BIU. The block offset address is extracted from the address of the first programming write. To select the array block to be programmed, the program page buffers use BLOCK[7:0]. The data programmed in each array block is determined by the programming writes to the program buffer for each block. All program buffer data is unique whereas the program page offset address is shared by all blocks.
An array block is selected for programming if the corresponding BLOCK bit is a 1. If BLOCK[M] = 1, then array block[M] is programmed. If
BLOCK[M] = 0, then array block[M] is not programmed. The program page buffers are written regardless of the state of the BLOCK bits, but high-voltage is not applied to blocks for which BLOCK[M] = 0.
Bits in the program page buffers select the non-programmed state if
SES = 0. During a program margin read, the program buffers update bits to the non-programmed state for bits that correspond to array bits that the program margin read has determined are programmed.
Technical Data
204 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Functional Description
9.8 Functional Description
The CMFR is an electrically erasable and programmable non-volatile memory. This subsection describes the functioning of the CMFR during various operational modes.
9.8.1 Master Reset
The device signals a master reset to the CMFR when a full reset is required. A master reset is the highest priority operation for the CMFR and terminates all other operations. The CMFR uses master reset to initialize all register bits to their default reset value. If the CMFR is in program or erase operation (EHV = 1) and a master reset is generated, the module performs the needed interlocks to disable the high voltage without damage to the high voltage circuits. Master reset terminates any other mode of operation and forces the CMFR BIU to a state ready to receive accesses.
9.8.2 Register Read and Write Operation
The CMFR control registers are accessible for read or write operation at all times while the device is powered up except during master reset.
The access time of a CMFR register is one system clock for both read and write accesses. Accesses to unimplemented registers causes the
BIU to generate a data error exception.
9.8.3 Array Read Operation
The CMFR array is available for read operation under most conditions while the device is powered up. Reads of the array are ignored (no response) during master reset or while the CMFR is disabled or in stop mode. During programming and erase operation while the high voltage is applied to the array (EHV = 1 or HVS = 1) the BIU generates data errors for all array accesses. At certain points, as defined in the program or erase sequence, reading the array results in a margin read. These margin reads return the status of the program or erase operation and not the data in the array.
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
205
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
The type of array read is determined by comparing the address of the requested information with the address of the read page buffers. If the requested address is not in one of the read page buffers or if the read page buffer has been made invalid, an off-page read results. This read updates the selected array block’s read page buffer address, copies the information from the array into the read page buffer, and drives a word/half-word onto the data bus. The off-page read requires a minimum of two clocks; margin off-page reads require additional clocks (see
and
9.8.5.2 Erase Margin Reads ). If
the address of the requested information is within the address ranges of either of the read page buffers, the second type of read is performed.
This read is an on-page read and requires one clock to transfer information from the read page buffer onto the data bus.
NOTE: After reset, programming writes, erase interlock write, setting EHV, clearing SES, setting/clearing SIE and exiting stop mode or disable mode, the page buffers do not contain valid information and the CMFR must do an off-page read before an on-page read can be done.
9.8.4 Programming
To modify the charge stored in the isolated element of the CMFR bit from a logic 1 state to a logic 0 state, a programming operation is required. A programmed bit reads as logic 0. This programming operation applies the required voltages to change the charge state of the selected bits without changing the logic state of any other bits in the array. The program operation cannot change the logic 0 state to a logic 1 state; this transition must be done by the erase operation. An erased bit reads as logic 1. Programming uses a set of eight program buffers of 64 bytes to store the required data, an address offset buffer to store the starting address of the block(s) to be programmed, and a block select buffer that stores information on which block(s) are to be programmed. From one to eight of the program page buffers may be programmed at one time.
CAUTION: Do not program any page more than once after a successful erase operation. While this does not physically damage the array it causes an increased partial disturb time for the unselected bits on the row and columns that are not programmed. A full erase of all blocks being programmed must be done before the CMFR can be used reliably.
Technical Data
206 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Functional Description
Blocks of the CMFR that are protected (PROTECT[block] = 1) are not programmed.
The program sequence is outlined in
depicted in the flowchart form in
.
9.8.4.1 Program Sequence
Use this sequence to enable the high voltage to the array or shadow information for program operation:
1. Make sure the CMFRMTR and CMFRCTL are in their reset states.
2. Set PAWS[2] = 1 and GDB = 1 in CMFRMTR.
3. In CMFRMCR, write PROTECT[7:0] to disable protection of blocks to be programmed.
4. Use the procedure in
Table 9-6 to write the pulse width timing
control fields for a program pulse.
5. In CMFRCTL, clear the ERASE bit, and write BLOCK[7:0] to select the array blocks to be programmed.
6. In CMFRCTL, set the SES bit.
7. Programming write — A successful write to the array locations to be programmed. This updates the programming page buffer(s) with the information to be programmed. All accesses to the array after the first write are to the same block offset address regardless of the address provided. Thus the locations accessed after the first programming write are limited to the page locations to be programmed. Off-page read accesses of the array after the first programming write are program margin reads.
NOTE: All program page buffers share the same block offset address stored in the BIU. The block offset address is extracted from the address of the first programming write. To select the array block(s) to be programmed, the program page buffers use BLOCK[7:0]. Subsequent writes fill in the programming page buffers using the block address to select the program page buffer and the page word address to select the word in the page buffer.
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
207
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
8. In CMFRCTL, set the EHV bit.
NOTE: If a program page buffer word has not received a programming write, no programming voltages are applied to the drain of the corresponding word in the array. At this point, writing to the program page buffers is disabled and causes a bus error until SES has been cleared and set.
9. Read CMFRCTL until HVS = 0.
10. In CMFRCTL, clear the EHV bit.
11. Verify the program by reading the words of the pages that are being programmed. These are program margin reads. A bit that was successfully programmed returns a 0 during a margin read. It returns a 1 if it has been unsuccessfully programmed. If any bit intended to be programmed does not return a 0 after reading all the locations, the margin read has failed. If the margin read is successful continue to step
12 , otherwise do the following:
a.
Write new pulse width parameters (if required, see
for the required programming algorithm) CLKPE and CLKPM.
b.
Write new values for PAWS and NVR (if required, see
) c.
to apply additional pulses.
To reduce the time for verification, read two locations in each array block that is being programmed after reading a non-programmed bit. After a location has been verified (all bits are programmed), it is not necessary to reverify the location, as no further programming voltages are applied to the drain of the corresponding bits.
CAUTION: After a program pulse, read at least one location with address bit 5 = 0 and one location with address bit 5 = 1 on each programmed page.
Failure to do so may result in the loss of information in the CMFR array, and a full erase of all blocks being programmed must be done before the
CMFR can be used reliably.
12. In CMFRCTL, clear the SES bit.
13. If more information needs to be programmed, go to step 3 .
Technical Data
208 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Functional Description
11a.
11b.
11c.
UPDATE CLKPE,
CLKPM, PAWS,
AND NVR IF NEEDED
1.
MAKE SURE CMFRMTR AND CMFRCTL
ARE IN THEIR RESET STATES
2.
SET PAWS [2] = 1 AND GDB = 1 IN THE CMFRMTR
3.
DISABLE PROTECTION OF THE BLOCKS
TO BE PROGRAMMED
PROTECT[7:0] IN CMFRMCR
4.
WRITE THE PULSE WIDTH TIMING CONTROL FIELDS
FOR A PROGRAM PULSE (SEE TABLE 9-8)
SCLKR[2:], CLKPE[1:], CLKPM[6:0] IN CMFRCTL
5.
SELECT PROGRAM OPERATION AND SELECT
THE ARRAY BLOCK TO BE PROGRAMMED
ERASE = 0, BLOCK[7:0] IN CMFRCTL
6.
CONFIGURE CMFR FOR PROGRAM OPERATION
SES = 1 IN CMFRCTL
7.
WRITE 64 BYTES OF DATA TO THE LOCATION
TO BE PROGRAMMED
8.
ENABLE HIGH-VOLTAGE PULSE FOR PROGRAMMING
EHV = 1 IN CMFRCTL
10.
NO
9.
PULSE APPLIED TO THE
CMFR ARRAY BLOCK?
HVS = 0 IN CMFRCTL
YES
DISABLE HIGH-VOLTAGE PULSE
EHV = 0 IN CMFRCTL
FAILED
11.
12.
VERIFICATION PROCESS
OK
END OF THE PROGRAMMING SEQUENCE
SES = 0 IN CMFRCTL
13.
YES
PROGRAM NEXT PAGE?
NO
FINISH
Notes:
1. This page program algorithm assumes the blocks to be programmed are initially erased.
2. Make sure that CMFRMTR is in its reset state at the beginning of the programming process and afterwards.
Figure 9-7. FLASH Programming Flowchart
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
209
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
S2
T1 T2
T3
T6
S3
T4
RESET S1 S4
T7
T9
T8 T5
S5
Figure 9-8. Program State Diagram
Table 9-7. Program Interlock State Descriptions
State
S2
Mode
First program hardware interlock write:
Normal read operation. Array accepts programming writes. Normal register accesses. CMFRCTL write cannot change
EHV. If write is to a register other than
CMFRMCR, no data is stored in program page buffers; CMFR remains in S2.
Next
State
Transition Requirement
S1
Normal operation: Normal array reads and register accesses. Block protect information and pulse width timing control can be modified.
S2 T2 Write ERASE = 0 and SES = 1
S1 T1 Write SES = 0 or master reset
S3 T3
Hardware interlock: Successful programming write to any array location. Latches selected data word into programming page buffer; address latched to select location to program. Bit that has been written remains in program buffer until another write to it, or
SES is cleared, or a program margin read determines bit needs no modification by program operation. If write is to a register
(except CMFRMCR), no data is stored in program page buffers, and CMFR remains in S2. Writing to CMFRMCR does not allow array to be programmed.
Technical Data
210 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Functional Description
Table 9-7. Program Interlock State Descriptions (Continued)
State
S3
Mode
Expanded program hardware interlock
operation: Program margin reads.
Programming writes accepted; all eight program pages can be programmed. Writes can be to any array location. Program page buffers updated using only data, lower address, and block address. Normal register accesses. CMFRCTL write can change
EHV. If write is to a register, no data is stored in program page buffer.
Next
State
Transition Requirement
S1 T6 Write SES = 0 or master reset
S4 T4 Write EHV = 1
S4
Program operation: High voltage applied to array or shadow information to program
CMFR bitcells. Pulse width timer active if
SCLKR[2:0]
≠
0; HVS can be polled to time program pulse. Programming writes not accepted. During programming, array cannot be accessed (bus error). Normal register accesses. CMFRCTL write can change only EHV.
S1 T7 Master reset
S5 T5 EHV = 0 and HVS = 0
S5
Program margin read operation: Reads determine if bits on selected page need modification by program operation. Once bit is fully programmed, data stored in program page is updated; no further programming occurs for that bit and value read is 0.
S4 T8 Write EHV = 1
S1 T9 Write SES = 0 or a master reset
While it is not necessary to read all words on a page to determine if another program pulse is needed, all pages being programmed must be read once after each program pulse.
9.8.4.2 Program Margin Reads
The CMFR provides a program margin read with electrical margin for the program state. Program margin reads provide sufficient margin to assure specified data retention. The program margin read is enabled when SE = 1 and a programming write has occurred. To increase the access time of the program margin read the off-page access time is 17 clocks instead of the usual 2-clock off-page read access time. The program margin read and subsequent on-page program verify reads
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
211
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR) return a 1 for any bit that has not completely programmed. Bits left in the non-programmed state after the programming write read as a 0s. Bits that have completed programming read as 0s and update the data in the programming page buffer so that no further programming of those bits occurs.
Table 9-8. Results of Programming Margin Read
Current Data in Program
Page Buffer
0
0
1
1
Current
Bit State
Programmed — 0
Erased — 1
Programmed — 0
Erased — 1
Read
Output
0
0
0
1
New Data for the Program
Page Buffer
1
0
1
1
The program margin read occurs while doing the off-page read. A program margin read must be done for all pages that are being programmed after each program pulse.
CAUTION: Failure to read each page that is being programmed after each program pulse may result in the loss of information in the array. While this does not physically damage the array a full erase of all blocks being programmed must be done before the CMFR can be used reliably.
9.8.4.3 Programming Shadow Information
Programming the shadow information uses the same procedure as programming the array except that only program page 0 is used to program the shadow information. Before starting the program sequence
SIE must be a 1. BLOCK and PROTECT bits do not affect programming of the shadow locations.
Technical Data
212 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Functional Description
9.8.4.4 Program Pulse-Width and Amplitude Modulation
To prevent bits from possibly becoming depleted (over programmed), the first programming pulses should be of reduced duration and with
reduced drain voltage. Refer to Table 9-9
for the required programming steps to insure FLASH reliability.
NOTE: The values of PAWS[2:0] and NVR should be updated on the appropriate pulse to change the programming voltage and CLKPM should be updated to adjust the pulse width.
Table 9-9. Required Programming Algorithm
Voltage Step
–2 V
–3 V
–4 V
–5 V
–6 V
–7 V
–8 V
PAWS[2:0] NVR
1 0 0
1 0 1
1 1 0
1 1 1
1 0 0
1 0 1
1 1 0
1
1
1
–9 V 1 1 1 0
–9 V 1 1 1 0
GDB = 1 for all programming operations.
Margin reads are required after every pulse.
0
0
1
0
Pulse Width
250
µ s
250
µ s
250
µ s
250
µ s
50
µ s
50
µ s
50
µ s
50
µ s
100
µ s
Number of Pulses
4
4
4
4
20
20
20
20
Any additional
9.8.4.5 Overprogramming
Programming a bit without a program margin read after each program pulse or exceeding the specified program times or voltages results in an overprogrammed state. Once a bit is overprogrammed, data in the array block that is located in the same column is lost as the overprogrammed bit causes the entire column to appear programmed. To restore an array block with an overprogrammed bit, the block must be erased and reprogrammed.
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
213
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
9.8.5 Erasing
To modify the charge stored in the isolated element of a bit from a logic 0 state to a logic 1 state, an erase operation is required. The erase operation cannot change the logic 1 state to a logic 0 state; this transition must be done by the program operation. Erase is a bulk operation that affects the stored charge of all the isolated elements in an array block.
To make the block erasable, the array is divided into blocks that are physically isolated from each other. Each of the array blocks may be erased in isolation or in any combination. The array block size is fixed for all blocks at 16 Kbytes and the module is comprised of eight blocks.
Array blocks that are protected (PROTECT[M] = 1) are not erased.
The array blocks selected for erase operation are determined by
BLOCK[7:0].
NOTE: Erasing BLOCK 0 also erases the shadow information.
The erase sequence is outlined in
and depicted in the flowchart form in
.
Technical Data
214 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Functional Description
9.8.5.1 Erase Sequence
Use this sequence to enable the high voltage to the array or shadow information for erase operation:
1. Make sure that CMFRMTR is in its reset state, and write
PAWS[2:0] = 111 to override firmware amplitude modulation.
2. In CMFRMCR, write PROTECT[7:0] to disable protection of the blocks to be erased.
3. Use the procedure in
Table 9-6 to write the pulse-width timing
control fields for an erase pulse with BLOCK[7:0] selecting the blocks to be erased and ERASE = SES = 1 in CMFRCTL.
4. Execute an erase interlock write to any array location.
5. In CMFRCTL, write EHV = 1.
6. Read CMFRCTL until HVS = 0.
7. In CMFRCTL, write EHV = 0.
8. Verify the erase by reading all locations that are being erased, including the shadow information if the block that contains it is erased. Off-page reads are erase margin reads that update the read page buffer. If all the locations read as erased, continue to the next step otherwise, update PAWS and NVR (if required, see
Table 9-9 ). Then go back to step
To reduce the time for verification, upon the first read of a 0, go to
step 5 . After a location has been verified (all bits are erased), it is
not necessary to reverify locations after subsequent erase pulses.
9. In CMFRCTL, write SES = 0.
10. Make sure that CMFRMTR is in its reset state.
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
215
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
1.
OVERRIDE FIRMWARE AMPLITUDE MODULATION
PAWS[2:0] = 111 IN CMFRMTR
2.
DISABLE PROTECTION OF THE BLOCKS TO BE ERASED
PROTECT[7:0] IN CMFRMCR
3.1.
WRITE THE PULSE WIDTH TIMING CONTROL
FIELDS FOR A ERASE PULSE (SEE TABLE 9-8)
SCLKR[2:0], CLKPE[1:0], CLKPM[6:0] IN CMFRCTL
3.2.
3.3.
CONFIGURE CMFR FOR PROGRAM OPERATION
SES = 1 IN CMFRCTL
4.
SELECT ERASE OPERATION AND SELECT
THE ARRAY BLOCK TO BE ERASED
ERASE = 1, BLOCK[7:0] IN CMFRCTL
EXECUTE AN ERASE INTERLOCK WRITE TO ANY
ARRAY LOCATION TO BE ERASED
5.
ENABLE HIGH-VOLTAGE PULSE FOR ERASING
EHV = 1 IN CMFRCTL
UPDATE PAWS
AND NVR,
IF REQUIRED
7.
NO
6.
PULSE APPLIED TO THE
CMFR ARRAY BLOCK?
HVS = 0 IN CMFRCTL
YES
DISABLE HIGH-VOLTAGE PULSE
EHV = 0 IN CMFRCTL
FAILED
8.
9.
VERIFICATION PROCESS
OK
END OF THE ERASING SEQUENCE
SES = 0 IN CMFRCTL
Note: Make sure that CMFRMTR is i its reset state at the beginning of the erasing
process and afterwards.
Figure 9-9. FLASH Erasing Flowchart
Technical Data
216 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Functional Description
S2
T1 T2
T3
T6
S3
T4
RESET S1 S4
T7
T8 T5
T9
S5
Figure 9-10. Erase State Diagram
Table 9-10 Erase Interlock State Descriptions
State Mode
Next
State
Transition Requirement
S1
S2
Normal operation: Normal array reads and register accesses. Block protect information and pulse-width timing control can be modified.
Erase hardware interlock write: Normal read operation. CMFR accepts erase hardware interlock write to any array location. Normal register access (except CMFRMCR).
CMFRCTL write cannot set EHV. Register write (except CMFRMCR) is not erase hardware interlock write; CMFR remains in
S2. CMFRMCR write causes transition to
S3.
S2 T2 Write ERASE = 1 and SES = 1
S1 T1 Write SES = 0 or a master reset
S3 T3
Hardware interlock: Write to any array location is erase interlock write. Register write other than CMFRMCR is not erase hardware interlock write; CMFR remains in
S2. CMFRMCR write causes transition to
S3; NVM fuses cleared during high-voltage pulse
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
217
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Table 9-10 Erase Interlock State Descriptions (Continued)
State
S3
Mode
High voltage write enable: Erase margin reads occur. CMFR accepts erase hardware interlock write. Normal register accesses
(except CMFRMCR). CMFRMCR write causes NVM fuses to be cleared during the high-voltage pulse. If CMFRMCR was written, a CMFRMCR read returns the NVM fuses value. CMFRCTL write can change
EHV. When HVS goes high, NVR and
PAWS are locked.
Next
State
Transition Requirement
S1 T6 Write SES = 0 or a master reset
S4 T4 Write EHV = 1
S4
Erase operation: High voltage applied to array blocks to erase bitcells. Pulse-width timer active if SCLKR[2:0]
≠
0; HVS can be polled to time the erase pulse. During erase, array cannot be accessed (bus error).
Normal register accesses. CMFRCTL write can change only EHV.
S1 T7 Master reset
S5 T5 EHV = 0 and HVS = 0
S5
Erase margin read operation: Reads determine if bits in selected blocks need modification by the erase operation. Erased bit reads as 1. All words in erased blocks must be read to determine if erase is complete.
S4 T8 Write EHV = 1
S1 T9 Write SES = 0 or a master reset
9.8.5.2 Erase Margin Reads
The CMFR provides an erase margin read with electrical margin for the erase state. Erase margin reads provide sufficient margin to assure specified data retention. The erase margin read is enabled when
SES = 1 and the erase write has occurred. The erase margin read and subsequent on-page erase verify reads return a 0 for any bit that has not completely erased. Bits that have completed erasing read as a 1s. To increase the access time of the erase margin read, the off-page access time is 17 clocks instead of the usual 2-clock off-page read access time.
The erase margin read occurs while doing an off-page read. All locations within the block(s) that are being erased must read as a 1 to determine that no more erase pulses are required.
Technical Data
218 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
Functional Description
9.8.5.3 Erasing Shadow Information Words
The shadow information words are erased with either array block 0 depending upon the array configuration. To verify that the shadow information words are erased with block 0, erase margin reads should be performed with the SIE bit set in CMFRMCR while the shadow information is read. For the erase operation to be completed, block 0 must also be fully verified.
NOTE: Setting SIE = 1 disables normal array access and should be cleared after verifying the shadow information.
9.8.6 Erase Pulse Amplitude and Width Modulation
Refer to Table 9-11 for the required erase algorithm to insure reliability
of the FLASH.
NOTE: The values of PAWS[2:0] and NVR should be updated on the appropriate pulse to change the erase voltage.
Table 9-11. Required Erase Algorithm
Voltage Step
–2 V
–3 V
–4 V
–5 V
–6 V
PAWS[2:0] NVR
1 0 0
1 0 1
1 1 0
1 1 1
1 0 0
1
1
1
1
0
Pulse Width
100 ms
100 ms
100 ms
100 ms
100 ms
–7 V
–8 V
1 0 1
1 1 0
0
0
100 ms
100 ms
–9 V 1 1 1 0
GDB = 0 for all erase operations.
Margin reads are required after the first –9-V pulse.
100 ms
Number of Pulses
1
1
1
1
1
1
1
20
MMC2107 – Rev. 2.0
MOTOROLA Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
219
Freescale Semiconductor, Inc.
Non-Volatile Memory FLASH (CMFR)
9.8.7 Emulation Operation
In emulation mode, to support emulation of the internal FLASH memory with external memory devices, the CMFR responds to an array access only by terminating the access. During emulation, the CMFR does not drive any data and the data should be provided by an external device.
This synchronizes the timing of 1-clock on-page accesses and 2-clock off-page accesses during emulation from external memory.
9.9 Master Reset
The device signals a master reset to the CMFR when a full reset is required. A master reset is the highest priority operation for the CMFR and terminates all other operations. The CMFR uses master reset to initialize all register bits to their default reset value. If the CMFR is in program or erase operation (EHV = 1) and a master reset is generated, the module performs the needed interlocks to disable the high voltage without damage to the high voltage circuits. Master reset terminates any other mode of operation and forces the CMFR BIU to a state ready to receive accesses.
9.10 Interrupts
The CMFR does not generate interrupt requests.
Technical Data
220 Non-Volatile Memory FLASH (CMFR)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 10. Clock Module
10.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .223
Normal PLL Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
1:1 PLL Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
External Clock Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
Low-Power Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223
Wait and Doze Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 223
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 224
Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .225
EXTAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
XTAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
CLKOUT. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225
RSTOUT. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 226
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 226
Module Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 226
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
Synthesizer Control Register . . . . . . . . . . . . . . . . . . . . . 227
Synthesizer Status Register. . . . . . . . . . . . . . . . . . . . . . 230
Synthesizer Test Register . . . . . . . . . . . . . . . . . . . . . . .233
Synthesizer Test Register 2 . . . . . . . . . . . . . . . . . . . . . . 234
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
System Clock Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235
System Clocks Generation. . . . . . . . . . . . . . . . . . . . . . . . . 236
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
221
Freescale Semiconductor, Inc.
Clock Module
PLL Lock Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 236
PLL Loss of Lock Conditions . . . . . . . . . . . . . . . . . . . . . 238
PLL Loss of Lock Reset . . . . . . . . . . . . . . . . . . . . . . . . . 238
Loss of Clock Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . 238
Alternate Clock Selection . . . . . . . . . . . . . . . . . . . . . . . . 239
Loss-of-Clock Reset. . . . . . . . . . . . . . . . . . . . . . . . . . . .242
Clock Operation During Reset . . . . . . . . . . . . . . . . . . . . . . 243
PLL Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243
Phase and Frequency Detector (PFD). . . . . . . . . . . . . .245
Charge Pump/Loop Filter . . . . . . . . . . . . . . . . . . . . . . . . 245
Voltage Control Output (VCO) . . . . . . . . . . . . . . . . . . . . 246
Multiplication Factor Divider (MFD) . . . . . . . . . . . . . . . . 246
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 246
10.2 Introduction
The clock module contains:
• Crystal oscillator (OSC)
• Phase-locked loop (PLL)
• Reduced frequency divider (RFD)
• Status and control registers
• Control logic
To improve noise immunity, the PLL and OSC have their own power supply pins, V
DDSYN
and V
SSSYN
. All other circuits are powered by the normal internal supply pins, V
DD
and V
SS
.
10.3 Features
Features of the clock module include:
• 2- to 10-MHz reference crystal
• Support for low-power modes
• Separate clock out signal
Technical Data
222 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Modes of Operation
10.4 Modes of Operation
The clock module can be operated in normal PLL mode, 1:1 PLL mode, or external clock mode.
10.4.1 Normal PLL Mode
In normal PLL mode, the PLL is fully programmable. It can synthesize frequencies ranging from 2x to 9x the reference frequency and has a post divider capable of reducing this synthesized frequency without disturbing the PLL. The PLL reference can be either a crystal oscillator or an external clock.
10.4.2 1:1 PLL Mode
In 1:1 PLL mode, the PLL synthesizes a frequency equal to the external clock input reference frequency. The post divider is not active.
10.4.3 External Clock Mode
In external clock mode, the PLL is bypassed, and the external clock is applied to EXTAL.
10.4.4 Low-Power Options
During wakeup from a low-power mode, the FLASH clock always clocks through at least 16 cycles before the core clocks are enabled. This allows the FLASH module time to recover from the low-power mode, and software can immediately resume fetching instructions from the flash memory.
10.4.4.1 Wait and Doze Modes
In wait and doze modes, the system clocks to the peripherals are enabled, and the clocks to the CPU, FLASH, and random-access memory (RAM) are stopped. Each module can disable the module clocks locally at the module level.
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
223
Freescale Semiconductor, Inc.
Clock Module
10.4.4.2 Stop Mode
In stop mode, all system clocks are disabled. There are several options for enabling/disabling the PLL and/or crystal oscillator in stop mode at the price of increased wakeup recovery time. The PLL can be disabled in stop mode, but then it requires a wakeup period before it can relock.
The OSC can also be disabled during stop mode, but then it requires a wakeup period to restart.
When the PLL is enabled in stop mode (STPMD[1:0]), the external
CLKOUT signal can support systems using CLKOUT as the clock source.
There is also a fast wakeup option for quickly enabling the system clocks during stop recovery. This eliminates the wakeup recovery time but at a price of sending a potentially unstable clock to the system. To prevent a non-locked PLL frequency overshoot when using the fast wakeup option, change the RFD divisor to the current RFD value plus one before entering stop mode.
In external clock mode, there are no wakeup periods for oscillator startup or PLL lock.
10.5 Block Diagram
EXTAL XTAL V
DDSYN
V
SSSYN
RSTOUT
Technical Data
224
OSCILLATOR
REFERENCE CLOCK VCO CLKOUT
PLL
CLKGEN INTERNAL CLOCKS
DISCLK
Figure 10-1. Clock Module Block Diagram
RFD
CLKOUT
Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Signal Descriptions
10.6 Signal Descriptions
The clock module signals are summarized in Table 10-1 and a brief
description follows. For more detailed information, refer to Section 4.
.
Name
EXTAL
XTAL
CLKOUT
V
DDSYN
V
SSSYN
RSTOUT
Table 10-1. Signal Properties
Function
Oscillator or clock input
Oscillator output
System clock output
Clock module power supply inputs
Reset signal from reset controller
10.6.1 EXTAL
This input is driven by an external clock except when used as a connection to the external crystal when using the internal oscillator.
10.6.2 XTAL
This output is an internal oscillator connection to the external crystal.
10.6.3 CLKOUT
This output reflects the internal system clock.
10.6.4 V
DDSYN
and V
SSSYN
These are dedicated power and ground inputs for the frequency synthesizer.
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
225
Freescale Semiconductor, Inc.
Clock Module
10.6.5 RSTOUT
The RSTOUT pin is asserted by:
• Internal system reset signal, or
• FRCRSTOUT bit in the reset control status register (RCR); see
10.7 Memory Map and Registers
The clock programming model consists of these registers:
• Synthesizer control register (SYNCR) — Defines clock operation
• Synthesizer status register (SYNSR) — Reflects clock status
• Synthesizer test register (SYNTR) — Used for factory test
• Synthesizer test register 2 (SYNTR2) — Used only for factory test
10.7.1 Module Memory Map
Table 10-2. Clock Module Memory Map
Address Register Name
0x00c3_0000
0x00c3_0002
0x00c3_0003
0x00c3_0004
Synthesizer control register (SYNCR)
Synthesizer status register (SYNSR)
Synthesizer test register (SYNTR)
Synthesizer test register 2 (SYNTR2)
1. S = CPU supervisor mode access only.
Access
(1)
S
S
S
S
Technical Data
226 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Memory Map and Registers
10.7.2 Register Descriptions
This subsection provides a description of the clock module registers.
10.7.2.1 Synthesizer Control Register
The synthesizer control register (SYNCR) is read/write always.
Address: 0x00c3_0000 and 0x00c3_0001
Bit 15 14 13
Read:
Write:
Reset:
LOLRE
0
Bit 7
0
MFD2
0
6
0
MFD1
1
5
0
12
MFD0
0
4
0
11
LOCRE
0
3
0
10
RFD2
0
2
0
9
RFD1
0
1
0
Figure 10-2. Synthesizer Control Register (SYNCR)
Bit 8
RFD0
1
Bit 0
Read:
LOCEN DISCLK FWKUP RSVD4 STMPD1 STMPD0 RSVD1 RSVD0
Write:
Reset: 0
LOLRE — Loss of Lock Reset Enable Bit
The LOLRE bit determines how the system handles a loss of lock indication. When operating in normal mode or 1:1 PLL mode, the PLL must be locked before setting the LOLRE bit. Otherwise reset is immediately asserted. To prevent an immediate reset, the LOLRE bit must be cleared before writing the MFD[2:0] bits or entering stop mode with the PLL disabled.
1 = Reset on loss of lock
0 = No reset on loss of lock
NOTE: In external clock mode, the LOLRE bit has no effect.
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
227
Freescale Semiconductor, Inc.
Clock Module
MFD[2:0] — Multiplication Factor Divider Field
MFD[2:0] contain the binary value of the divider in the PLL feedback loop. See
Table 10-3 . The MFD[2:0] value is the multiplication factor
applied to the reference frequency. When MFD[2:0] are changed or the PLL is disabled in stop mode, the PLL loses lock. In 1:1 PLL mode, MFD[2:0] are ignored, and the multiplication factor is one.
NOTE: In external clock mode, the MFD[2:0] bits have no effect.
See
.
Table 10-3. System Frequency Multiplier of the Reference
Frequency
(1)
in Normal PLL Mode
MFD[2:0]
000
(2x)
001
(3x)
010
(4x)
011
(5x)
100
(6x)
101
(7x)
110
(8x)
111
(9x)
000 (
÷
1) 2 3 4 5 6 7 8 9
001 (
÷
2)
(2)
010 (
÷
4)
011 (
÷
8)
100 (
÷
16)
101 (
÷
32)
110 (
÷
64)
111 (
÷
128)
1
1/2
1/4
1/8
1/16
1/32
1/64
1. f sys
= f ref
x (MFD + 2)/2
RFD
2. Default value out of reset
3/2
3/4
3/8
3/16
3/32
3/64
3/128
2
1
1/2
1/4
1/8
1/16
1/32
5/2
5/4
5/8
5/16
5/32
5/64
5/128
3
3/2
3/4
3/8
3/16
3/32
3/64
7/2
7/4
7/8
7/16
7/32
7/64
7/128
4
2
1
1/2
1/4
1/8
1/16
9/2
9/4
9/8
9/16
9/32
9/64
9/128
LOCRE — Loss of Clock Reset Enable Bit
The LOCRE bit determines how the system handles a loss of clock condition. When the LOCEN bit is clear, LOCRE has no effect. If the
LOCS flag in SYNSR indicates a loss of clock condition, setting the
LOCRE bit causes an immediate reset. To prevent an immediate reset, the LOCRE bit must be cleared before entering stop mode with the PLL disabled.
1 = Reset on loss of clock
0 = No reset on loss of clock
NOTE: In external clock mode, the LOCRE bit has no effect.
Technical Data
228 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Memory Map and Registers
RFD[2:0] — Reduced Frequency Divider Field
The binary value written to RFD[2:0] is the PLL frequency divisor. See
Table 10-3 . Changing RFD[2:0] does not affect the PLL or cause a
relock delay. Changes in clock frequency are synchronized to the next falling edge of the current system clock. To avoid surpassing the allowable system operating frequency, write to RFD[2:0] only when the LOCK bit is set.
NOTE: In external clock mode, the RFD[2:0] bits have no effect.
See
.
LOCEN — Loss of Clock Enable Bit
The LOCEN bit enables the loss of clock function. LOCEN does not affect the loss of lock function.
1 = Loss of clock function enabled
0 = Loss of clock function disabled
NOTE: In external clock mode, the LOCEN bit has no effect.
DISCLK — Disable CLKOUT Bit
The DISCLK bit determines whether CLKOUT is driven. Setting the
DISCLK bit holds CLKOUT low.
1 = CLKOUT disabled
0 = CLKOUT enabled
FWKUP — Fast Wakeup Bit
The FWKUP bit determines when the system clocks are enabled during wakeup from stop mode.
1 = System clocks enabled on wakeup regardless of PLL lock status
0 = System clocks enabled only when PLL is locked or operating normally
NOTE: When FWKUP = 0, if the PLL or OSC is enabled and unintentionally lost in stop mode, the PLL wakes up in self-clocked mode or reference clock mode depending on the clock that was lost.
In external clock mode, the FWKUP bit has no effect on the wakeup sequence.
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
229
Freescale Semiconductor, Inc.
Clock Module
STPMD[1:0] — Stop Mode Bits
STPMD[1:0] control PLL and CLKOUT operation in stop mode as shown in
Table 10-4. STPMD[1:0] Operation in Stop Mode
Operation During Stop Mode
STPMD[1:0]
00
01
10
11
System
Clocks
Disabled
Disabled
Disabled
Disabled
PLL
Enabled
Enabled
Disabled
Disabled
OSC
Enabled
Enabled
Enabled
Disabled
CLKOUT
Enabled
Disabled
Disabled
Disabled
RSVD4, RSVD1, and RSVD0 — Reserved
Writing to these read/write bits updates their values but has no effect on functionality.
10.7.2.2 Synthesizer Status Register
The synthesizer status register (SYNSR) is a read-only register that can be read at any time. Writing to the SYNSR has no effect and terminates the cycle normally.
Address: 0x00c3_0002
Bit 7 6 5 4
Read: PLLMODE PLLSEL PLLREF LOCKS
Write:
Reset: Note 1 Note 1 Note 1 Note 2
3
LOCK
Note 2
2
LOCS
0
1
0
0
Bit 0
0
0
= Writes have no effect and the access terminates without a transfer error exception.
Notes:
1. Reset state determined during reset configuration.
2. See the LOCKS and LOCK bit descriptions.
Figure 10-3. Synthesizer Status Register (SYNSR)
Technical Data
230 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Memory Map and Registers
PLLMODE — Clock Mode Bit
The MODE bit is configured at reset and reflects the clock mode as shown in
1 = PLL clock mode
0 = External clock mode
Table 10-5. System Clock Modes
MODE:PLLSEL:PLLREF
000
Clock Mode
External clock mode
100
110
1:1 PLL mode
Normal PLL mode with external clock reference
111
Normal PLL mode with crystal oscillator reference
PLLSEL — PLL Select Bit
The PLLSEL bit is configured at reset and reflects the PLL mode as shown in
1 = Normal PLL mode
0 = 1:1 PLL mode
PLLREF — PLL Reference Bit
The PLLREF bit is configured at reset and reflects the PLL reference source in normal PLL mode as shown in
1 = Crystal clock reference
0 = External clock reference
LOCKS — Sticky PLL Lock Bit
The LOCKS flag is a sticky indication of PLL lock status.
1 = No unintentional PLL loss of lock since last system reset or
MFD change
0 = PLL loss of lock since last system reset or MFD change or currently not locked due to exit from STOP with FWKUP set
The lock detect function sets the LOCKS bit when the PLL achieves lock after:
– A system reset, or
– A write to SYNCR that changes the MFD[2:0] bits
When the PLL loses lock, LOCKS is cleared. When the PLL relocks,
LOCKS remains cleared until one of the two listed events occurs.
Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
231
Clock Module
Technical Data
232
Freescale Semiconductor, Inc.
In stop mode, if the PLL is intentionally disabled, then the LOCKS bit reflects the value prior to entering stop mode. However, if FWKUP is set, then LOCKS is cleared until the PLL regains lock. Once lock is regained, the LOCKS bit reflects the value prior to entering stop mode. Furthermore, reading the LOCKS bit at the same time that the
PLL loses lock does not return the current loss of lock condition.
In external clock mode, LOCKS remains cleared after reset. In normal
PLL mode and 1:1 PLL mode, LOCKS is set after reset.
LOCK — PLL Lock Flag
1 = PLL locked
0 = PLL not locked
The LOCK flag is set when the PLL is locked. PLL lock occurs when the synthesized frequency is within approximately 0.75 percent of the programmed frequency. The PLL loses lock when a frequency deviation of greater than approximately 1.5 percent occurs. Reading the LOCK flag at the same time that the PLL loses lock or acquires lock does not return the current condition of the PLL. The power-on reset circuit uses the LOCK bit as a condition for releasing reset.
If operating in external clock mode, LOCK remains cleared after reset.
LOCS — Sticky Loss Of Clock Flag
1 = Loss of clock detected since exiting reset or oscillator not yet recovered from exit from stop mode with FWKUP = 1
0 = Loss of clock not detected since exiting reset
The LOCS flag is a sticky indication of whether a loss of clock condition has occurred at any time since exiting reset in normal PLL and 1:1 PLL modes. LOCS = 0 when the system clocks are operating normally. LOCS = 1 when system clocks have failed due to a reference failure or PLL failure.
After entering stop mode with FWKUP set and the PLL and oscillator intentionally disabled (STPMD[1:0] = 11), the PLL exits stop mode in
SCM while the oscillator starts up. During this time, LOCS is temporarily set regardless of LOCEN. It is cleared once the oscillator comes up and the PLL is attempting to lock.
If a read of the LOCS flag and a loss of clock condition occur simultaneously, the flag does not reflect the current loss of clock condition.
Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Memory Map and Registers
A loss of clock condition can be detected only if LOCEN = 1 or the oscillator has not yet returned from exit from stop mode with
FWKUP = 1.
NOTE: The LOCS flag is always 0 in external clock mode.
10.7.2.3 Synthesizer Test Register
The synthesizer test register (SYNTR) is only for factory testing. When not in test mode, SYNTR is read-only.
Address: 0x00c3_0003
Read:
Write:
Bit 7
0
Reset:
6
0
5
0
4
0
3
0
2
0
1
0
Bit 0
0
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 10-4. Synthesizer Test Register (SYNTR)
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
233
Freescale Semiconductor, Inc.
Clock Module
10.7.2.4 Synthesizer Test Register 2
The synthesizer test register 2 (SYNTR2) is only for factory testing.
Address: 0x00c3_0004 through 0x00c3_0007
Bit 31 30 29
Read:
Write:
0 0 0
28
0
27
0
26
0
25
0
Bit 24
0
Reset: 0
Bit 23
0
0
22
0
0
21
0
0
20
0
0
19
0
0
18
0
0
17
0
0
Bit 16
0 Read:
Write:
Reset: 0
Bit 15
0
0
14
0
0
13
0
0
12
0
0
11
0
0
10
0
0
9
0
Bit 8
Read:
Write:
Reset:
RSVD9 RSVD8
Reset:
0
Bit 7
0
6
0
5
0
4
0
3
0
2
0
1
0
Bit 0
Read:
RSVD7 RSVD6 RSVD5 RSVD4 RSVD3 RSVD2 RSVD1 RSVD0
Write:
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 10-5. Synthesizer Test Register 2 (SYNTR2)
Bits 31–10
Bits 31–10 are read-only. Writing to bits 31–10 has no effect.
RSVD9–RSVD0 — Reserved
The RSVD bits can be read at any time. Writes to these bits update the register values but have no effect on functionality.
Technical Data
234 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Functional Description
10.8 Functional Description
This subsection provides a functional description of the clock module.
10.8.1 System Clock Modes
The system clock source is determined during reset. The value of
V
DDSYN
is latched during reset and is expected to remain at that state after reset is negated. If V
DDSYN
is changed during a reset other than power-on reset, the internal clocks may glitch as the clock source is changed between external clock mode and PLL clock mode. Whenever
V
DDSYN
is changed in reset, an immediate loss of lock condition occurs.
Table 10-6 shows the clock-out frequency to clock-in frequency
relationships for the possible clock modes.
Table 10-6. Clock-Out and Clock-In Relationships
Clock Mode
Normal PLL clock mode
1:1 PLL clock mode
External clock mode
1. f ref
= input reference frequency f sys
= CLKOUT frequency
MFD ranges from 0 to 7.
RFD ranges from 0 to 7.
PLL Options
(1) f sys
= f ref
×
(MFD + 2)/2
RFD f sys
= f ref f sys
= f ref
/2
CAUTION: XTAL must be tied low in external clock mode when reset is asserted. If it is not, clocks could be suspended indefinitely.
The external clock is divided by two internally to produce the system clocks.
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
235
Freescale Semiconductor, Inc.
Clock Module
10.8.2 System Clocks Generation
In normal PLL clock mode, the default system frequency is two times the reference frequency after reset. The RFD[2:0] and MFD[2:0] bits in
SYNCR select the frequency multiplier.
When programming the PLL, do not exceed the maximum system clock frequency listed in the electrical specifications. Use this procedure to accommodate the frequency overshoot that occurs when the MFD bits are changed:
1. Determine the appropriate value for the MFD and RFD fields in
SYNCR. The amount of jitter in the system clocks can be minimized by selecting the maximum MFD factor that can be paired with an RFD factor to provide the required frequency.
2. Write a value of RFD (from step 1) + 1 to the RFD field of SYNCR.
3. Write the MFD value from step 1 to SYNCR.
4. Monitor the LOCK flag in SYNSR. When the PLL achieves lock, write the RFD value from step 1 to the RFD field of SYNCR. This changes the system clocks frequency to the required frequency.
NOTE: Keep the maximum system clock frequency below the limit given in
Section 22. Electrical Specifications .
10.8.3 PLL Lock Detection
The lock detect logic monitors the reference frequency and the PLL feedback frequency to determine when frequency lock is achieved.
Phase lock is inferred by the frequency relationship, but is not guaranteed. The LOCK flag in SYNSR reflects the PLL lock status. A sticky lock flag, LOCKS, is also provided.
The lock detect function uses two counters. One is clocked by the reference and the other is clocked by the PLL feedback. When the reference counter has counted N cycles, its count is compared to that of the feedback counter. If the feedback counter has also counted N cycles, the process is repeated for N + K counts. Then, if the two counters still match, the lock criteria is relaxed by 1/2 and the system is notified that the PLL has achieved frequency lock.
Technical Data
236 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Functional Description
START
WITH TIGHT LOCK
CRITERIA
After lock is detected, the lock circuit continues to monitor the reference and feedback frequencies using the alternate count and compare process. If the counters do not match at any comparison time, then the
LOCK flag is cleared to indicate that the PLL has lost lock. At this point, the lock criteria is tightened and the lock detect process is repeated.
The alternate count sequences prevent false lock detects due to frequency aliasing while the PLL tries to lock. Alternating between tight and relaxed lock criteria prevents the lock detect function from randomly toggling between locked and non-locked status due to phase sensitivities.
Figure 10-6 shows the sequence for detecting locked and
non-locked conditions.
In external clock mode, the PLL is disabled and cannot lock.
REFERENCE COUNT
≠
FEEDBACK COUNT
LOSS OF LOCK DETECTED
SET TIGHT LOCK CRITERIA
AND NOTIFY SYSTEM OF LOSS
OF LOCK CONDITION
REFERENCE COUNT
≠
FEEDBACK COUNT
COUNT N
REFERENCE CYCLES
AND COMPARE
NUMBER OF FEEDBACK
CYCLES ELAPSED
REFERENCE COUNT =
FEEDBACK COUNT = N
IN SAME COUNT/COMPARE SEQUENCE
COUNT N + K
REFERENCE CYCLES
AND COMPARE NUMBER
OF FEEDBACK CYCLES
ELAPSED
LOCK DETECTED.
SET RELAXED LOCK
CONDITION AND NOTIFY
SYSTEM OF LOCK
CONDITION
REFERENCE COUNT =
FEEDBACK COUNT = N + K
IN SAME COUNT/COMPARE SEQUENCE
Figure 10-6. Lock Detect Sequence
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
237
Freescale Semiconductor, Inc.
Clock Module
10.8.3.1 PLL Loss of Lock Conditions
Once the PLL acquires lock after reset, the LOCK and LOCKS flags are set. If the MFD is changed, or if an unexpected loss of lock condition occurs, the LOCK and LOCKS flags are negated. While the PLL is in the non-locked condition, the system clocks continue to be sourced from the
PLL as the PLL attempts to relock. Consequently, during the relocking process, the system clocks frequency is not well defined and may exceed the maximum system frequency, violating the system clock timing specifications.
However, once the PLL has relocked, the LOCK flag is set. The LOCKS flag remains cleared if the loss of lock is unexpected. The LOCKS flag is set when the loss of lock is caused by changing MFD. If the PLL is intentionally disabled during stop mode, then after exit from stop mode, the LOCKS flag reflects the value prior to entering stop mode once lock is regained.
10.8.3.2 PLL Loss of Lock Reset
If the LOLRE bit in SYNCR is set, a loss of lock condition asserts reset.
Reset reinitializes the LOCK and LOCKS flags. Therefore, software must read the LOL bit in reset status register (RSR) to determine if a loss of lock caused the reset. See
.
To exit reset in PLL mode, the reference must be present, and the PLL must achieve lock.
In external clock mode, the PLL cannot lock. Therefore, a loss of lock condition cannot occur, and the LOLRE bit has no effect.
10.8.4 Loss of Clock Detection
The LOCEN bit in SYNCR enables the loss of clock detection circuit to monitor the input clocks to the phase and frequency detector (PFD).
When either the reference or feedback clock frequency falls below the minimum frequency, the loss of clock circuit sets the sticky LOCS flag in
SYNSR.
NOTE: In external clock mode, the loss of clock circuit is disabled.
Technical Data
238 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Functional Description
10.8.4.1 Alternate Clock Selection
Depending on which clock source fails, the loss-of-clock circuit switches the system clocks source to the remaining operational clock. The alternate clock source generates the system clocks until reset is
asserted. As Table 10-7 shows, if the reference fails, the PLL goes out
of lock and into self-clocked mode (SCM). The PLL remains in SCM until the next reset. When the PLL is operating in SCM, the system frequency depends on the value in the RFD field. The SCM system frequency stated in electrical specifications assumes that the RFD has been programmed to binary 000. If the loss-of-clock condition is due to PLL failure, the PLL reference becomes the system clocks source until the next reset, even if the PLL regains and relocks.
Table 10-7. Loss of Clock Summary
Clock
Mode
System Clock
Source
Before Failure
Reference Failure
Alternate Clock
Selected by LOC
Circuit
(1)
Until Reset
PLL Failure
Alternate Clock
Selected by
LOC Circuit
Until Reset
PLL PLL PLL self-clocked mode
None
PLL reference
NA
1. The LOC circuit monitors the reference and feedback inputs to the PFD. See
.
A special loss-of-clock condition occurs when both the reference and the
PLL fail. The failures may be simultaneous, or the PLL may fail first. In either case, the reference clock failure takes priority and the PLL attempts to operate in SCM. If successful, the PLL remains in SCM until the next reset. If the PLL cannot operate in SCM, the system remains static until the next reset. Both the reference and the PLL must be functioning properly to exit reset.
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
239
Freescale Semiconductor, Inc.
Clock Module
Table 10-8. Stop Mode Operation (Sheet 1 of 3)
MODE
In
EXT
NRM
X X X X X X
0 0 0 Off Off 0
Expected PLL
Action at Stop
PLL Action
During Stop
—
— EXT
Lose reference clock Stuck
NRM Lose lock, f.b. clock, reference clock
Regain
No regain Stuck
No f.b. clock regain
Regain
Stuck
NRM
MODE
Out
Comments
NRM X 0 0 Off Off 1
NRM 0 0
Lose lock, f.b. clock, reference clock
0 Off On 0 Lose lock
Regain clocks, but don’t regain lock
No reference clock regain
SCM–> unstable NRM
SCM–>
0
—
‘LK
—
0
—
1
—
0
—
‘LC
—
0–>‘LK 0–>1 1–>‘LC
0–> 0–> 1–>
Block LOCS and LOCKS until clock and lock respectively regain; enter SCM regardless of LOCEN bit until reference regained
Block LOCS and LOCKS until clock and lock respectively regain; enter SCM regardless of LOCEN bit
— — —
‘LK 1 ‘LC
Block LOCKS from being cleared
Lose reference clock or no lock regain
Stuck
Lose reference clock, regain
NRM
No lock regain
—
‘LK
—
1
—
‘LC
Unstable NRM 0–>‘LK 0–>1 ‘LC
Block LOCKS from being cleared
Block LOCKS until lock regained
NRM
NRM
NRM
0
0
0
0
0
0
0 Off On 1 Lose lock
0 On On 0
0 On On 1
—
—
Lose reference clock or no f.b. clock regain
Stuck — — —
Lose reference clock, regain
Unstable NRM 0–>‘LK 0–>1 ‘LC
— NRM ‘LK 1 ‘LC
Stuck
NRM
—
0
—
1
—
‘LC
Lose lock or clock
Lose lock, regain
Lose clock and lock, regain
—
Lose lock
Lose lock, regain
Lose clock
Lose clock, regain without lock
Lose clock, regain with lock
NRM
NRM
Unstable NRM
NRM
Stuck
Unstable NRM
NRM
0
‘LK
0
0
—
0
0
1 ‘LC
1 ‘LC
0–>1 ‘LC
1 ‘LC
— —
0–>1
1
‘LC
‘LC
LOCS not set because
LOCEN = 0
LOCS not set because
LOCEN = 0
Technical Data
240 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Functional Description
Table 10-8. Stop Mode Operation (Sheet 2 of 3)
MODE
In
Expected PLL
Action at Stop
PLL Action
During Stop
MODE
Out
Comments
NRM X X 1 Off X X
NRM
NRM
0
1
0
0
1 On On X
0 Off Off 0
Lose lock, f.b. clock, reference clock
RESET
—
Lose lock, f.b. clock, reference clock
—
Lose lock or clock
Regain
No regain
Regain
RESET
NRM
RESET
NRM
Stuck
NRM
—
‘LK
—
‘LK
—
‘LK
—
1
—
1
—
1
— Reset immediately
‘LC
— Reset immediately
‘LC
REF not entered during stop;
SCM entered during stop only during OSC startup
—
‘LC
REF mode not entered during stop
NRM 1 0 0 Off On 0
Lose lock, f.b. clock
No f.b. clock or lock regain
Stuck
Lose reference clock SCM
Regain f.b. clock
—
0
—
0
Unstable NRM 0–>‘LK 0–>1 ‘LC
NRM 1 0 0 Off On 1
NRM
NRM
1
1
0
1
0 On On 0
0 On On 0
Lose lock, f.b. clock
—
—
No f.b. clock regain Stuck
Lose reference clock SCM
— NRM
Lose reference clock SCM
Lose f.b. clock
Lose lock
Lose lock, regain
—
REF
Stuck
NRM
NRM
NRM 1 0 0 On On 1
NRM 1 0 1 On On X
NRM 1 1 X Off X X
—
Lose reference clock SCM
Lose f.b. clock REF
Lose lock
—
—
Lose lock or clock
Lose lock, f.b. clock, reference clock
RESET
—
Unstable NRM
NRM
RESET
RESET
NRM
Lose clock
Lose lock
Lose lock, regain
RESET
Stuck
NRM
—
0
‘LK
0
0
—
0
‘LK
0
0
0
‘LK
—
—
‘LK
—
—
0
1
1
X
—
1
0
—
0
—
1
‘LC
1
1
—
‘LC
‘LC
Wakeup without lock
Wakeup without lock
Wakeup without lock
0
X
—
1
1
0–>1 ‘LC
1 ‘LC
Wakeup without lock
Wakeup without lock
— Reset immediately
—
1
—
—
1
—
1
—
‘LC
— Reset immediately
—
‘LC
Wakeup without lock
REF mode not entered during stop
Reset immediately
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
241
Freescale Semiconductor, Inc.
Clock Module
Table 10-8. Stop Mode Operation (Sheet 3 of 3)
MODE
In
Expected PLL
Action at Stop
PLL Action
During Stop
MODE
Out
Comments
NRM 1 1 0 On On 1 —
Lose clock
Lose lock
— NRM
RESET
Unstable NRM
‘LK
—
0
1 ‘LC
— — Reset immediately
0–>1 ‘LC
Lose lock, regain
—
NRM
NRM
NRM 1 1 1 On On X —
Lose clock or lock
—
RESET
REF
REF 1 0 0 X X X —
Lose reference clock Stuck
SCM 1 0 0 Off X 0 PLL disabled Regain SCM SCM
0
‘LK
—
0
—
0
1
1
—
X
—
0
‘LC
‘LC
—
1
—
1
Reset immediately
Wakeup without lock
SCM 1 0 0 Off X 1 PLL disabled Regain SCM
—
SCM 1 0 0 On On 0 —
SCM
SCM
Lose reference clock SCM
0
0
0
0
1
1 Wakeup without lock
— SCM
SCM 1 0 0 On On 1 — 0 0 1
Lose reference clock SCM
PLL = PLL enabled during STOP mode. PLL = On when STPMD[1:0] = 00 or 01
OSC = OSC enabled during STOP mode. OSC = On when STPMD[1:0] = 00, 01, or 10
MODES
NRM = normal PLL crystal clock reference or normal PLL external reference or PLL 1:1 mode. During PLL 1:1 or normal external reference mode, the oscillator is never enabled. Therefore, during these modes, refer to the OSC = On case regardless of STPMD values.
EXT = external clock mode
REF = PLL reference mode due to losing PLL clock or lock from NRM mode
SCM = PLL self-clocked mode due to losing reference clock from NRM mode
RESET = immediate reset
LOCKS
‘LK = expecting previous value of LOCKS before entering stop
0–>‘LK = current value is 0 until lock is regained which then will be the previous value before entering stop
0–> = current value is 0 until lock is regained but lock is never expected to regain
LOCS
‘LC = expecting previous value of LOCS before entering stop
1–>‘LC = current value is 1 until clock is regained which then will be the previous value before entering stop
1–> = current value is 1 until clock is regained but CLK is never expected to regain
10.8.4.2 Loss-of-Clock Reset
When a loss-of-clock condition is recognized, reset is asserted if the
LOCRE bit in SYNCR is set. The LOCS bit in SYNSR is cleared after reset. Therefore, the LOC bit must be read in RSR to determine that a loss of clock condition occurred. LOCRE has no effect in external clock mode.
To exit reset in PLL mode, the reference must be present, and the PLL must acquire lock.
Technical Data
242 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Functional Description
10.8.5 Clock Operation During Reset
In external clock mode, the system is static and does not recognize reset until a clock is applied to EXTAL.
In PLL mode, the PLL operates in self-clocked mode (SCM) during reset until the input reference clock to the PLL begins operating within the limits given in the electrical specifications.
If a PLL failure causes a reset, the system enters reset using the reference clock. Then the clock source changes to the PLL operating in
SCM. If SCM is not functional, the system becomes static. Alternately, if the LOCEN bit in SYNCR is clear when the PLL fails, the system becomes static. If external reset is asserted, the system cannot enter reset unless the PLL is capable of operating in SCM.
10.8.6 PLL Operation
In PLL mode, the PLL synthesizes the system clocks. The PLL can multiply the reference clock frequency by 2x to 9x, provided that the system clock (CLKOUT) frequency remains within the range listed in electrical specifications. For example, if the reference frequency is
2 MHz, the PLL can synthesize frequencies of 4 MHz to 18 MHz. In addition, the RFD can reduce the system frequency by dividing the output of the PLL. The RFD is not in the feedback loop of the PLL, so changing the RFD divisor does not affect PLL operation.
shows the external support circuitry for the crystal oscillator with example component values. Actual component values depend on crystal specifications.
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
243
Freescale Semiconductor, Inc.
Clock Module
REFERENCE CLOCK
FEEDBACK CLOCK
1:1 PLL MODE
OE CLKOUT
CLKOUT
LOCK
DETECT
LOSS OF
CLOCK
DETECT
LOCK
LOCS
V
DDSYN
V
SSSYN
PFD
UP
DOWN
CHARGE
PUMP
CHARGE
PUMP
MFD[2:0]
MFD
2X TO 9X
FILTER
DIVIDE-BY-
TWO
RSTOUT
VCO
VCO CLKOUT
Figure 10-7. PLL Block Diagram
C1
V
SSSYN
EXTAL XTAL
C2
8-MHz CRYSTAL CONFIGURATION
C1 = C2 = 16 pF
RF = 1 M
Ω
RS = 470
Ω
V
SSSYN
ON-CHIP
RF
RS
Technical Data
244
Figure 10-8. Crystal Oscillator Example
Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Clock Module
Functional Description
10.8.6.1 Phase and Frequency Detector (PFD)
The PFD is a dual-latch phase-frequency detector. It compares both the phase and frequency of the reference and feedback clocks. The reference clock comes from either the crystal oscillator or an external clock source. The feedback clock comes from:
• CLKOUT in 1:1 PLL mode, or
• VCO output divided by two if CLKOUT is disabled in 1:1 PLL mode, or
• VCO output divided by the MFD in normal PLL mode
When the frequency of the feedback clock equals the frequency of the reference clock, the PLL is frequency-locked. If the falling edge of the feedback clock lags the falling edge of the reference clock, the PFD pulses the UP signal. If the falling edge of the feedback clock leads the falling edge of the reference clock, the PFD pulses the DOWN signal.
The width of these pulses relative to the reference clock depends on how much the two clocks lead or lag each other. Once phase lock is achieved, the PFD continues to pulse the UP and DOWN signals for very short durations during each reference clock cycle. These short pulses continually update the PLL and prevent the frequency drift phenomenon known as dead-banding.
10.8.6.2 Charge Pump/Loop Filter
In 1:1 PLL mode, the charge pump uses a fixed current. In normal mode the current magnitude of the charge pump varies with the MFD as shown in
.
Table 10-9. Charge Pump Current and MFD in Normal Mode Operation
Charge Pump Current
1X
2X
4X
MFD
0
≤
MFD < 2
2
≤
MFD < 6
6
≤
MFD
The UP and DOWN signals from the PFD control whether the charge pump applies or removes charge, respectively, from the loop filter. The filter is integrated on the chip.
MMC2107 – Rev. 2.0
MOTOROLA Clock Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
245
Freescale Semiconductor, Inc.
Clock Module
10.8.6.3 Voltage Control Output (VCO)
The voltage across the loop filter controls the frequency of the VCO output. The frequency-to-voltage relationship (VCO gain) is positive, and the output frequency is four times the target system frequency.
10.8.6.4 Multiplication Factor Divider (MFD)
When the PLL is not in 1:1 PLL mode, the MFD divides the output of the
VCO and feeds it back to the PFD. The PFD controls the VCO frequency via the charge pump and loop filter such that the reference and feedback clocks have the same frequency and phase. Thus, the frequency of the input to the MFD, which is also the output of the VCO, is the reference frequency multiplied by the same amount that the MFD divides by. For example, if the MFD divides the VCO frequency by six, the PLL is frequency locked when the VCO frequency is six times the reference frequency. The presence of the MFD in the loop allows the PLL to perform frequency multiplication, or synthesis.
In 1:1 PLL mode, the MFD is bypassed, and the effective multiplication factor is one.
10.9 Reset
The clock module can assert a reset when a loss of clock or loss of lock occurs as described in
.
Reset initializes the clock module registers to a known startup state as described in
10.7 Memory Map and Registers .
10.10 Interrupts
The clock module does not generate interrupt requests.
Technical Data
246 Clock Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 11. Ports Module
11.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 248
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 249
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 249
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 251
Port Output Data Registers . . . . . . . . . . . . . . . . . . . . . . 251
Port Data Direction Registers. . . . . . . . . . . . . . . . . . . . . 252
Port Pin Data/Set Data Registers . . . . . . . . . . . . . . . . . 253
Port Clear Output Data Registers . . . . . . . . . . . . . . . . . 254
Port C/D Pin Assignment Register . . . . . . . . . . . . . . . . . 255
Port E Pin Assignment Register. . . . . . . . . . . . . . . . . . .256
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 257
Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 258
Port Digital I/O Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
MMC2107 – Rev. 2.0
MOTOROLA Ports Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
247
Freescale Semiconductor, Inc.
Ports Module
11.2 Introduction
Many of the pins associated with the external interface may be used for several different functions. Their primary function is to provide an external interface to access off-chip resources. When not used for their primary functions, many of the pins may be used as digital input/output
(I/O) pins. In some cases, the pin function is set by the operating mode, and the alternate pin functions are not supported.
To facilitate the digital I/O function, these pins are grouped into 8-bit ports. Each port has registers that configure the pins for the desired function, monitor the pins, and control the pins within the ports.
PORT A D[31:24] / PA[7:0]
PORT B D[23:16] / PB[7:0]
PORT F
PORT G
R/W / PF7
(1)
A[22:16] / PF[6:0]
(1)
A[15:8] / PG[7:0]
(1)
PORT C D[15:8] / PC[7:0] PORT H A[7:0] / PH[7:0]
(1)
PORT D D[7:0] / PD[7:0] PORT I
PORT E
SHS / RCON / PE7
TA / PE6
TEA / PE5
CSE[1:0] / PE[4:3]
(1)
TC[2:0] / PE[2:0]
(1)
Note 1. These pins are found only on the 144-pin package.
Figure 11-1. Ports Module Block Diagram
EB[3:0] / PI[7:4]
CS[3:0]/ PI[3:0]
(1)
Technical Data
248 Ports Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Ports Module
Signals
11.3 Signals
See
for signal location and naming convention.
11.4 Memory Map and Registers
The ports programming model consists of these registers:
• The port output data registers (PORTx) store the data to be driven on the corresponding port pins when the pins are configured for digital output.
• The port data direction registers (DDRx) control the direction of the port pin drivers when the pins are configured for digital I/O.
• Port pin data/set data registers (PORTxP/SETx):
– Reflect the current state of the port pins
– Allow for setting individual bits in PORTx
• The port clear output data registers (CLRx) allow for clearing individual bits in PORTx.
• The port pin assignment registers (PCDPAR and PEPAR) control the function of each pin of the C, D, E, I7, and I6 ports.
In emulation mode, accesses to the port registers are ignored and the port access goes external so that emulation hardware can satisfy the port access request. The cycle termination is always provided by the port logic, even in emulation mode.
All port registers are word-, half-word, and byte-accessible and are grouped to allow coherent access to port data register groups. Writing to reserved bits in the port registers has no effect and reading returns 0s.
The I/O ports have a base address of 0x00c0_0000.
MMC2107 – Rev. 2.0
MOTOROLA Ports Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
249
Freescale Semiconductor, Inc.
Ports Module
11.4.1 Memory Map
Table 11-1. I/O Port Module Memory Map
Address
0x00c0_0000
0x00c0_0004
0x00c0_0008
0x00c0_000c
0x00c0_0010
0x00c0_0014
0x00c0_0018
0x00c0_001c
0x00c0_0020
0x00c0_0024
0x00c0_0028
0x00c0_002c
0x00c0_0030
Bits 31–24
PORTA
PORTE
PORTI
DDRA
DDRE
DDRI
PORTAP/SETA
PORTEP/SETE
PORTIP/SETI
CLRA
CLRE
CLRI
PCDPAR
Bits 23–16
PORTB
PORTF
DDRB
DDRF
PORTBP/SETB
PORTFP/SETF
CLRB
CLRF
PEPAR
Bits 15–8
PORTC
PORTG
Bits 7–0
PORTD
PORTH
Reserved
(2)
DDRC
DDRG
Reserved
(2)
PORTCP/SETC
PORTGP/SETG
Reserved
(2)
CLRC
DDRD
DDRH
PORTDP/SETD
PORTHP/SETH
CLRG
Reserved
(2)
Reserved
(2)
CLRD
CLRH
Access
(1)
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
0x00c0_0034–
0x00c0_003c
Reserved
(2) S/U
1. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
2. Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
Technical Data
250 Ports Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Ports Module
Memory Map and Registers
11.4.2 Register Descriptions
This subsection provides a description of the I/O port registers.
11.4.2.1 Port Output Data Registers
The port output data registers (PORTx) store the data to be driven on the corresponding port x pins when the pins are configured for digital output.
Reading PORTx returns the current value in the register, not the port x pin values.
The SETx and CLRx registers also affect the PORTx register bits. To set bits in PORTx, write 1s to the corresponding bits in PORTxP/SETx. To clear bits in PORTx, write 0s to the corresponding bits in CLRx.
PORTx are read/write registers when not in emulation mode. Reset sets
PORTx.
Address: 0x00c0_0000 — PORTA
0x00c0_0001 — PORTB
0x00c0_0002 — PORTC
0x00c0_0003 — PORTD
0x00c0_0004 — PORTE
0x00c0_0005 — PORTF
0x00c0_0006 — PORTG
0x00c0_0007 — PORTH
0x00c0_0008 — PORTI
7 6 5 4 3 2 1 Bit 0
Read:
PORTx7 PORTx6 PORTx5 PORTx4 PORTx3 PORTx2 PORTx1 PORTx0
Write:
Reset: 1 1 1 1 1 1 1 1
Figure 11-2. Port Output Data Registers (PORTx)
MMC2107 – Rev. 2.0
MOTOROLA Ports Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
251
Freescale Semiconductor, Inc.
Ports Module
11.4.2.2 Port Data Direction Registers
A port data direction register (DDRx) controls the direction of the port x pin drivers when the pins are configured for digital I/O. Setting any bit in
DDRx configures the corresponding port x pin as an output. Clearing any bit in DDRx configures the corresponding pin as an input. When a pin is not configured for digital I/O, its corresponding data direction bit has no effect.
DDRx are read/write registers when not in emulation mode. Reset clears
DDRx.
Address: 0x00c0_000c — DDRA
0x00c0_000d — DDRB
0x00c0_000e — DDRC
0x00c0_000f — DDRD
0x00c0_0010 — DDRE
0x00c0_0011 — DDRF
0x00c0_0012 — DDRG
0x00c0_0013 — DDRH
0x00c0_0014 — DDRI
Bit 7 6
Read:
5 4 3 2 1 Bit 0
DDRx7 DDRx6 DDRx5 DDRx4 DDRx3 DDRx2 DDRx1 DDRx0
Write:
Reset: 0 0 0 0 0 0 0 0
Figure 11-3. Port Data Direction Registers (DDRx)
DDRx[7:0] — Port x Data Direction Bits
1 = Pin configured as output
0 = Pin configured as input
Technical Data
252 Ports Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Ports Module
Memory Map and Registers
11.4.2.3 Port Pin Data/Set Data Registers
Reading a port pin data/set data register (PORTxP/SETx) returns the current state of the port x pins.
Writing 1s to PORTxP/SETx sets the corresponding bits in PORTx.
Writing 0s has no effect.
PORTxP/SETx are read/write registers when not in emulation mode.
Address: 0x00c0_0018 — PORTAP/SETA
0x00c0_0019 — PORTBP/SETB
0x00c0_001a — PORTCP/SETC
0x00c0_001b — PORTDP/SETD
0x00c0_001c — PORTEP/SETE
0x00c0_001d — PORTFP/SETF
0x00c0_001e — PORTGP/SETG
0x00c0_001f — PORTHP/SETH
0x00c0_0020 — PORTIP/SETI
Bit 7 6 5 4 3 2 1 Bit 0
Read: PORTxP7 PORTxP6 PORTxP5 PORTxP4 PORTxP3 PORTxP2 PORTxP1 PORTxP0
Write: SETx7
Reset: P
SETx6
P
P = Current pin state
SETx5
P
SETx4
P
SETx3
P
SETx2
P
SETx1
P
SETx0
P
Figure 11-4. Port Pin Data/Set Data Registers (PORTxP/SETx)
MMC2107 – Rev. 2.0
MOTOROLA Ports Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
253
Freescale Semiconductor, Inc.
Ports Module
11.4.2.4 Port Clear Output Data Registers
Writing 0s to a port clear output data register (CLRx) clears the corresponding bits in PORTx. Writing 1s has no effect. Reading CLRx returns 0s.
CLRx are read/write registers when not in emulation mode.
Address: 0x00c0_0024 — CLRA
0x00c0_0025 — CLRB
0x00c0_0026 — CLRC
0x00c0_0027 — CLRD
0x00c0_0028 — CLRE
0x00c0_0029 — CLRF
0x00c0_002a — CLRG
0x00c0_002b — CLRH
0x00c0_002c — CLRI
Bit 7 6
Read: 0 0
5
0
4
0
3
0
2
0
1
0
Bit 0
0
Write: CLRx7
Reset: 0
CLRx6
0
CLRx5
0
CLRx4
0
CLRx3
0
CLRx2
0
CLRx1
0
Figure 11-5. Port Clear Output Data Registers (CLRx)
CLRx0
0
Technical Data
254 Ports Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Ports Module
Memory Map and Registers
11.4.2.5 Port C/D Pin Assignment Register
The port C/D pin assignment register (PCDPAR) controls the pin function of ports C, D, I7, and I6.
PCDPAR is a read/write register when not in emulation mode.
Address: 0x00c0_0030
Bit 7
Read:
Write:
PCDPA
Reset: See note
6
0
5
0
4
0
3
0
2
0
1
0
Bit 0
0
0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Note: Reset state determined during reset configuration. PCDPA = 1 except in single-chip mode or when an external boot device is selected with a 16-bit port size in master mode.
Figure 11-6. Port C, D, I7, and I6 Pin Assignment
Register (PCDPAR)
PCDPA — Port C, D, I7, and I6 Pin Assignment Bit
1 = Port C, D, I7, and I6 pins configured for primary function
0 = Port C, D, I7, and I6 pins configured for digital I/O
MMC2107 – Rev. 2.0
MOTOROLA Ports Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
255
Freescale Semiconductor, Inc.
Ports Module
11.4.2.6 Port E Pin Assignment Register
The port E pin assignment register (PEPAR) controls the pin function of port E.
PEPAR is a read/write register when not in emulation mode.
Address: 0x00c0_0031
Bit 7 6 5 4 3 2 1 Bit 0
Read:
PEPA7 PEPA6 PEPA5 PEPA4 PEPA3 PEPA2 PEPA1 PEPA0
Write:
Reset: See note
Note: Reset state determined during reset configuration as shown in
Figure 11-7. Port E Pin Assignment Register (PEPAR)
PEPA[7:0] — Port E Pin Assignment Bits
1 = Port E pins configured for primary function
0 = Port E pins configured for digital I/O
PEPAR
PEPA7
PEPA6
PEPA5
PEPA[4:3]
PEPA[2:0]
Table 11-2. PEPAR Reset Values
Pin
SHS
TA
TEA
CSE[1:0]
TC[2:0]
Master
Mode
1
1
1
0
0
Single-Chip
Mode
0
0
0
0
0
Emulation
Mode
1
1
1
1
1
Technical Data
256 Ports Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Ports Module
Functional Description
11.5 Functional Description
The initial pin function is determined during reset configuration. The pin assignment registers (PCDPAR and PEPAR) allow the user to select between digital I/O or another pin function after reset.
In single-chip mode, all pins are configured as digital I/O by default.
Every digital I/O pin is individually configurable as an input or an output via a data direction register (DDRx).
Every port has an output data register (PORTx) and a pin data register
(PORTxP/SETx) to monitor and control the state of its pins. Data written to PORTx is stored and then driven to the corresponding PORTx pins configured as outputs.
Reading PORTx returns the current state of the register regardless of the state of the corresponding pins.
Reading PORTxP returns the current state of the corresponding pins, regardless of whether the pins are input or output.
Every port has a set register (PORTxP/SETx) and a clear register
(CLRx) for setting or clearing individual bits in PORTx.
In master mode and emulation mode, ports A and B function as the upper external data bus, D[31:16]. When the PCDPA bit is set, ports C and D function as the lower external data bus, D[15:0]. Ports E–I are configured to support external memory and emulation functions.
In master mode, the function of EB[3:2] is determined by the PCDPA bit.
The function of CS[3:0] is determined by the individual chip select enable
(CSENx) bits.
MMC2107 – Rev. 2.0
MOTOROLA Ports Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
257
Freescale Semiconductor, Inc.
Ports Module
11.5.1 Pin Functions
Table 11-3. Ports A–I Supported Pin Functions
Pin Master Mode Single-Chip Mode Emulation Mode
(1)
D[31:24] A D[31:24] (I/O)
D[23:16] B D[23:16] (I/O)
D[15:8]
D[7:0]
C
D
D[15:8] (I/O) (PCDPA = 1) or
PC[7:0] (I/O) (PCDPA = 0)
D[7:0] (I/O) (PCDPA = 1) or
PD[7:0] (I/O) (PCDPA = 0)
SHS
TA
(3)
TEA
CSE[1:0]
E
PA[7:0] (I/O)
PB[7:0](I/O)
PC[7:0] (I/O) (PCDPA = 0)
PD[7:0] (I/O) (PCDPA = 0)
(2)
(2)
SHS (O) (PEPAR7 = 1) or
PE7 (I/O) (PEPAR7 = 0)
TA (I) (PEPAR6 = 1) or
PE6 (I/O) (PEPAR6 = 0)
PE7 (I/O) (PEPAR7 = 0)
PE6 (I/O) (PEPAR6 = 0)
(4)
(4)
TEA (I) (PEPAR5 = 1) or
PE5 (I/O) (PEPAR5 = 0)
CSE[1:0] (O) (PEPAR[4:3] = 1) or
PE[4:3] (I/O) (PEPAR[4:3] = 0)
PE5 (I/O) (PEPAR5 = 0)
(4)
PE[4:3] (I/O) (PEPAR[4:3] = 0)
(4)
TC[2:0]
TC[2:0] (O) (PEPAR[2:0] = 1) or
PE[2:0] (I/O) (PEPAR[2:0] = 0)
R/W R/W (O)
F
A[22:16] A[22:16] (O)
A[15:8] G A[15:8] (O)
A[7:0] H A[7:0] (O)
EB[3:2]
EB[3:2] (O) (PCDPA = 1) or
PI[7:6] (I/O) (PCDPA = 0)
PE[2:0] (I/O) (PEPAR[2:0] = 0)
PF7 (I/O)
PF[6:0] (I/O)
PG[7:0] (I/O)
PH[7:0] (I/O)
PI[7:6] (I/O) (PCDPA = 0)
(2)
(4)
D[31:24] (I/O)
D[23:16](I/O)
D[15:8] (I/O) (PCDPA = 1)
D[7:0] (I/O) (PCDPA = 1)
SHS (O) (PEPAR7 = 1)
TA (I) (PEPAR6 = 1)
TEA (I) (PEPAR5 = 1)
CSE[1:0] (O) (PEPAR[4:3] = 1)
TC[2:0] (O) (PEPAR[2:0] = 1)
R/W (O)
A[22:16] (O)
A[15:8] (O)
A[7:0] (O)
EB[3:2] (O) (PCDPA = 1)
PI[5:4] (I/O) EB[1:0] (O)
CS[3:0]
CS[3:0] (O) (CSENx = 1) or
PI[3:0] (I/O) (CSENx = 0)
PI[3:0] (I/O)
(5)
CS[3:0] (O)
(5)
1. Digital I/O pin function provided by port replacement unit.
2. Writing PCDPA = 1 has an undefined pin operation for D[31:16] and EB[3:2] in single-chip mode.
3. This pin functions as the reset configuration override enable (RCON) during reset.
4. Writing PEPAx = 1 has an undefined pin operation for port E pins in single-chip mode.
5. CSENx has no effect on selecting CS[3:0] pin function in single-chip or emulation modes.
Technical Data
258 Ports Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Ports Module
Interrupts
11.5.2 Port Digital I/O Timing
Input data on all pins configured as digital I/O is synchronized to the rising edge of CLKOUT. See
.
CLKOUT
INPUT
PIN
REGISTER
PIN DATA
Figure 11-8. Digital Input Timing
Data written to PORTx of any pin configured as a digital output is
immediately driven to its respective pin. See Figure 11-9 .
CLKOUT
OUTPUT DATA
REGISTER
OUTPUT PIN
Figure 11-9. Digital Output Timing
11.6 Interrupts
The ports module does not generate interrupt requests.
MMC2107 – Rev. 2.0
MOTOROLA Ports Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
259
Ports Module
Freescale Semiconductor, Inc.
Technical Data
260 Ports Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 12. Edge Port Module (EPORT)
12.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261
Low-Power Mode Operation . . . . . . . . . . . . . . . . . . . . . . . . . . 262
Wait and Doze Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . 262
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .263
Interrupt/General-Purpose I/O Pin Descriptions . . . . . . . . . . . 263
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 263
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 263
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 264
EPORT Pin Assignment Register . . . . . . . . . . . . . . . . . 264
EPORT Data Direction Register. . . . . . . . . . . . . . . . . . .266
Edge Port Interrupt Enable Register . . . . . . . . . . . . . . . 267
Edge Port Data Register . . . . . . . . . . . . . . . . . . . . . . . . 268
Edge Port Pin Data Register . . . . . . . . . . . . . . . . . . . . . 268
Edge Port Flag Register. . . . . . . . . . . . . . . . . . . . . . . . . 269
12.2 Introduction
The edge port module (EPORT) has eight external interrupt pins.
Each pin can be configured individually as a low level-sensitive interrupt pin, an edge-detecting interrupt pin (rising edge, falling edge, or both), or a
general-purpose input/output (I/O) pin. See Figure 12-1 .
MMC2107 – Rev. 2.0
MOTOROLA Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
261
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
STOP
MODE
EPPAR[2n, 2n + 1]
EDGE DETECT
LOGIC
EPFR[n] D0
D1
Q D0
D1
Q
EPPDR[n]
SYNCHRONIZER
EPIER[n]
RISING EDGE
OF CLOCK
EPDR[n]
EPDDR[n]
INTx PIN
Figure 12-1. EPORT Block Diagram
TO INTERRUPT
CONTROLLER
12.3 Low-Power Mode Operation
This subsection describes the operation of the EPORT module in low-power modes.
12.3.1 Wait and Doze Modes
In wait and doze modes, the EPORT module continues to operate normally and may be configured to exit the low-power modes by generating an interrupt request on either a selected edge or a low level on an external pin.
Technical Data
262 Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
Interrupt/General-Purpose I/O Pin Descriptions
12.3.2 Stop Mode
In stop mode, there are no clocks available to perform the edge-detect function. Only the level-detect logic is active (if configured) to allow any low level on the external interrupt pin to generate an interrupt (if enabled) to exit stop mode.
NOTE: The input pin synchronizer is bypassed for the level-detect logic since no clocks are available.
12.4 Interrupt/General-Purpose I/O Pin Descriptions
All pins default to general-purpose input pins at reset. The pin value is synchronized to the rising edge of CLKOUT when read from the EPORT pin data register (EPPDR). The values used in the edge/level detect logic are also synchronized to the rising edge of CLKOUT. These pins use Schmitt triggered input buffers which have built in hysteresis designed to decrease the probability of generating false edge-triggered interrupts for slow rising and falling input signals.
12.5 Memory Map and Registers
This subsection describes the memory map and register structure.
12.5.1 Memory Map
Refer to Table 12-1 for a description of the EPORT memory map. The
EPORT has a base address of 0x00c6_0000.
Table 12-1. Edge Port Module Memory Map
Address
0x00c6_0000
0x00c6_0002
0x00c6_0004
0x00c6_0006
Bits 15–8 Bits 7–0
EPORT pin assignment register (EPPAR)
EPORT data direction register (EPDDR) EPORT interrupt enable register (EPIER)
EPORT data register (EPDR)
EPORT flag register (EPFR)
EPORT pin data register (EPPDR)
Reserved
(2)
Access
S
S
S/U
S/U
(1)
1. S = CPU supervisor mode access only. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
2. Writing to reserved address locations has no effect, and reading returns 0s.
MMC2107 – Rev. 2.0
MOTOROLA Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
263
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
12.5.2 Registers
The EPORT programming model consists of these registers:
• The EPORT pin assignment register (EPPAR) controls the function of each pin individually.
• The EPORT data direction register (EPDDR) controls the direction of each one of the pins individually.
• The EPORT interrupt enable register (EPIER) enables interrupt requests for each pin individually.
• The EPORT data register (EPDR) holds the data to be driven to the pins.
• The EPORT pin data register (EPPDR) reflects the current state of the pins.
• The EPORT flag register (EPFR) individually latches EPORT edge events.
12.5.2.1 EPORT Pin Assignment Register
Address: 0x00c6_0000 and 0x00c6_0001
Bit 15 14 13
Read:
Write:
Reset: 0
Bit 7
EPPA7
0
6
0
5
EPPA6
12
0
4
Read:
Write:
EPPA3 EPPA2
11
0
3
EPPA5
EPPA1
10
0
2
9
0
1
EPPA4
EPPA0
Reset: 0 0 0 0 0 0 0
Figure 12-2. EPORT Pin Assignment Register (EPPAR)
Bit 8
0
Bit 0
0
Technical Data
264 Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
Memory Map and Registers
EPPA[7:0] — EPORT Pin Assignment Select Fields
The read/write EPPAx fields configure EPORT pins for level detection and rising and/or falling edge detection as
shows.
Pins configured as level-sensitive are inverted so that a logic 0 on the external pin represents a valid interrupt request. Level-sensitive interrupt inputs are not latched. To guarantee that a level-sensitive interrupt request is acknowledged, the interrupt source must keep the signal asserted until acknowledged by software.
Pins configured as edge-triggered are latched and need not remain asserted for interrupt generation. A pin configured for edge detection is monitored regardless of its configuration as input or output.
Table 12-2. EPPAx Field Settings
EPPAx
00
01
10
11
Pin Configuration
Pin INTx level-sensitive
Pin INTx rising edge triggered
Pin INTx falling edge triggered
Pin INTx both falling edge and rising edge triggered
Interrupt requests generated in the EPORT module can be masked by the interrupt controller module. EPPAR functionality is independent of the selected pin direction.
Reset clears the EPPAx fields.
MMC2107 – Rev. 2.0
MOTOROLA Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
265
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
12.5.2.2 EPORT Data Direction Register
Address: 0x00c6_0002
Bit 7 6 5 4 3 2 1 Bit 0
Read:
Write:
Reset:
EPDD7 EPDD6 EPDD5 EPDD4 EPDD3 EPDD2 EPDD1 EPDD0
0 0 0 0 0 0 0
Figure 12-3. EPORT Data Direction Register (EPDDR)
0
EPDD[7:0] — Edge Port Data Direction Bits
Setting any bit in the EPDDR configures the corresponding pin as an output. Clearing any bit in EPDDR configures the corresponding pin as an input. Pin direction is independent of the level/edge detection configuration. Reset clears EPDD[7:0].
To use an EPORT pin as an external interrupt request source, its corresponding bit in EPDDR must be clear. Software can generate interrupt requests by programming the EPORT data register when the
EPDDR selects output.
1 = Corresponding EPORT pin configured as output
0 = Corresponding EPORT pin configured as input
Technical Data
266 Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
Memory Map and Registers
12.5.2.3 Edge Port Interrupt Enable Register
Address: 0x00c6_0003
Bit 7 6 5 4 3 2 1 Bit 0
Read:
Write:
Reset:
EPIE7 EPIE6 EPIE5 EPIE4 EPIE3 EPIE2 EPIE1 EPIE0
0 0 0 0 0 0 0
Figure 12-4. EPORT Port Interrupt Enable Register (EPIER)
0
EPIE[7:0] — Edge Port Interrupt Enable Bits
The read/write EPIE[7:0] bits enable EPORT interrupt requests. If a bit in EPIER is set, EPORT generates an interrupt request when:
• The corresponding bit in the EPORT flag register (EPFR) is set or later becomes set, or
• The corresponding pin level is low and the pin is configured for level-sensitive operation
Clearing a bit in EPIER negates any interrupt request from the corresponding EPORT pin. Reset clears EPIE[7:0].
1 = Interrupt requests from corresponding EPORT pin enabled
0 = Interrupt requests from corresponding EPORT pin disabled
MMC2107 – Rev. 2.0
MOTOROLA Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
267
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
12.5.2.4 Edge Port Data Register
Address: 0x00c6_0004
Bit 7 6
Read:
Write:
Reset:
EPD7 EPD6
5
EPD5
4
EPD4
3
EPD3
2
EPD2
1
EPD1
1 1 1 1 1 1
Figure 12-5. EPORT Port Data Register (EPDR)
1
Bit 0
EPD0
1
EPD[7:0] — Edge Port Data Bits
Data written to EPDR is stored in an internal register; if any pin of the port is configured as an output, the bit stored for that pin is driven onto the pin. Reading EDPR returns the data stored in the register. Reset sets EPD[7:0].
12.5.2.5 Edge Port Pin Data Register
Address: 0x00c6_0005
Bit 7 6 5 4 3 2 1 Bit 0
Read: EPPD7 EPPD6 EPPD5 EPPD4 EPPD3 EPPD2 EPPD1 EPPD0
Write:
Reset: P P P P P P P P
= Writes have no effect and the access terminates without a transfer error exception.
P = Current pin state
Figure 12-6. EPORT Port Pin Data Register (EPPDR)
EPPD[7:0] — Edge Port Pin Data Bits
The read-only EPPDR reflects the current state of the EPORT pins.
Writing to EPPDR has no effect, and the write cycle terminates normally. Reset does not affect EPPDR.
Technical Data
268 Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
Memory Map and Registers
12.5.2.6 Edge Port Flag Register
Address: 0x00c6_0006
Bit 7 6
Read:
Write:
Reset:
EPF7 EPF6
5
EPF5
4
EPF4
3
EPF3
2
EPF2
1
EPF1
0 0 0 0 0 0
Figure 12-7. EPORT Port Flag Register (EPFR)
0
Bit 0
EPF0
0
EPF[7:0] — Edge Port Flag Bits
When an EPORT pin is configured for edge triggering, its corresponding read/write bit in EPFR indicates that the selected edge has been detected. Reset clears EPF[7:0].
1 = Selected edge for INTx pin has been detected.
0 = Selected edge for INTx pin has not been detected.
Bits in this register are set when the selected edge is detected on the corresponding pin. A bit remains set until cleared by writing a 1 to it.
Writing 0 has no effect. If a pin is configured as level-sensitive
(EPPARx = 00), pin transitions do not affect this register.
MMC2107 – Rev. 2.0
MOTOROLA Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
269
Freescale Semiconductor, Inc.
Edge Port Module (EPORT)
Technical Data
270 Edge Port Module (EPORT)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 13. Watchdog Timer Module
13.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 271
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Doze Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .272
Debug Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 272
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 273
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 273
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 274
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 274
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 274
Watchdog Control Register . . . . . . . . . . . . . . . . . . . . . . 275
Watchdog Modulus Register . . . . . . . . . . . . . . . . . . . . . 277
Watchdog Count Register . . . . . . . . . . . . . . . . . . . . . . .278
Watchdog Service Register . . . . . . . . . . . . . . . . . . . . . . 279
13.2 Introduction
The watchdog timer is a 16-bit timer used to help software recover from runaway code. The watchdog timer has a free-running down-counter
(watchdog counter) that generates a reset on underflow. To prevent a reset, software must periodically restart the countdown.
MMC2107 – Rev. 2.0
MOTOROLA Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
271
Freescale Semiconductor, Inc.
Watchdog Timer Module
13.3 Modes of Operation
This subsection describes the operation of the watchdog timer in low-power modes and debug mode of operation.
13.3.1 Wait Mode
In wait mode with the WAIT bit set in the watchdog control register
(WCR), watchdog timer operation stops. In wait mode with the WAIT bit clear, the watchdog timer continues to operate normally.
13.3.2 Doze Mode
In doze mode with the DOZE bit set in WCR, watchdog timer module operation stops. In doze mode with the DOZE bit clear, the watchdog timer continues to operate normally.
13.3.3 Stop Mode
The watchdog operation stops in stop mode. When stop mode is exited, the watchdog operation continues operation from the state it was in prior to entering stop mode.
13.3.4 Debug Mode
In debug mode with the DBG bit set in WCR, watchdog timer module operation stops. In debug mode with the DBG bit clear, the watchdog timer continues to operate normally. When debug mode is exited, watchdog timer operation continues from the state it was in before entering debug mode, but any updates made in debug mode remain.
Technical Data
272 Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
13.4 Block Diagram
Freescale Semiconductor, Inc.
Watchdog Timer Module
Block Diagram
IPBUS
16-BIT WCNTR 16-BIT WSR
SYSTEM
CLOCK
DIVIDE BY
4096
EN
WAIT
DOZE
DBG
16-BIT WATCHDOG COUNTER
COUNT = 0
16-BIT WMR
LOAD COUNTER
IPBUS
Figure 13-1. Watchdog Timer Block Diagram
RESET
13.5 Signals
The watchdog timer module has no off-chip signals.
MMC2107 – Rev. 2.0
MOTOROLA Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
273
Freescale Semiconductor, Inc.
Watchdog Timer Module
13.6 Memory Map and Registers
This subsection describes the memory map and registers for the watchdog timer. The watchdog timer has a base address of
0x00c7_0000.
13.6.1 Memory Map
Refer to Table 13-1 for an overview of the watchdog memory map.
Table 13-1. Watchdog Timer Module Memory Map
Address
0x00c7_0000
0x00c7_0002
0x00c7_0004
0x00c7_0006
Bits 15–8 Bits 7–0
Watchdog control register (WCR)
Watchdog modulus register (WMR)
Watchdog count register (WCNTR)
Watchdog service register (WSR)
Access
(1)
S
S
S/U
S/U
1. S = CPU supervisor mode access only. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
13.6.2 Registers
The watchdog timer programming model consists of these registers:
• The watchdog control register (WCR) configures watchdog timer operation.
• The watchdog modulus register (WMR) determines the timer modulus reload value.
• The watchdog count register (WCNTR) provides visibility to the watchdog counter value.
• The watchdog service register (WSR) requires a service sequence to prevent reset.
Technical Data
274 Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Watchdog Timer Module
Memory Map and Registers
13.6.2.1 Watchdog Control Register
The 16-bit read/write watchdog control register (WCR) configures watchdog timer operation.
Address: 0x00c7_0000 and 0x00c7_0001
Bit 15 14 13
Read: 0 0 0
Write:
Reset: 0
Bit 7
0
0
6
0
0
5
0 Read:
Write:
Reset: 0 0 0
0
4
0
12
0
0
3
11
0
WAIT
0
2
10
0
DOZE
0
1
9
0
DBG
Bit 8
0
0
Bit 0
EN
0 1 1 1 1
= Writes have no effect and the access terminates without a transfer error exception.
Figure 13-2. Watchdog Control Register (WCR)
WAIT — Wait Mode Bit
The read-always, write-once WAIT bit controls the function of the watchdog timer in wait mode. Once written, the WAIT bit is not affected by further writes except in debug mode. Reset sets WAIT.
1 = Watchdog timer stopped in wait mode
0 = Watchdog timer not affected in wait mode
DOZE — Doze Mode Bit
The read-always, write-once DOZE bit controls the function of the watchdog timer in doze mode. Once written, the DOZE bit is not affected by further writes except in debug mode. Reset sets DOZE.
1 = Watchdog timer stopped in doze mode
0 = Watchdog timer not affected in doze mode
MMC2107 – Rev. 2.0
MOTOROLA Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
275
Freescale Semiconductor, Inc.
Watchdog Timer Module
DBG — Debug Mode Bit
The read-always, write-once DBG bit controls the function of the watchdog timer in debug mode. Once written, the DBG bit is not affected by further writes except in debug mode.
During debug mode, watchdog timer registers can be written and read normally. When debug mode is exited, timer operation continues from the state it was in before entering debug mode, but any updates made in debug mode remain. If a write-once register is written for the first time in debug mode, the register is still writable when debug mode is exited.
1 = Watchdog timer stopped in debug mode
0 = Watchdog timer not affected in debug mode
NOTE: Changing the DBG bit from 1 to 0 during debug mode starts the watchdog timer. Changing the DBG bit from 0 to 1 during debug mode stops the watchdog timer.
EN — Watchdog Enable Bit
The read-always, write-once EN bit enables the watchdog timer.
Once written, the EN bit is not affected by further writes except in debug mode. When the watchdog timer is disabled, the watchdog counter and prescaler counter are held in a stopped state.
1 = Watchdog timer enabled
0 = Watchdog timer disabled
Technical Data
276 Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Watchdog Timer Module
Memory Map and Registers
13.6.2.2 Watchdog Modulus Register
Address: 0x00c7_0002 and 0x00c7_0003
Bit 15 14 13
Read:
Write:
Reset:
WM15
1
Bit 7
WM14
1
6
WM13
1
5
Read:
Write:
Reset:
WM7
1
WM6
1
WM5
1
12
WM12
1
4
WM4
1
11
WM11
1
3
WM3
1
10
WM10
1
2
WM2
1
9
WM9
1
1
WM1
1
Figure 13-3. Watchdog Modulus Register (WMR)
Bit 8
WM8
1
Bit 0
WM0
1
WM[15:0] — Watchdog Modulus Field
The read-always, write-once WM[15:0] field contains the modulus that is reloaded into the watchdog counter by a service sequence.
Once written, the WM[15:0] field is not affected by further writes except in debug mode. Writing to WMR immediately loads the new modulus value into the watchdog counter. The new value is also used at the next and all subsequent reloads. Reading WMR returns the value in the modulus register.
Reset initializes the WM[15:0] field to 0xFFFF.
NOTE: The prescaler counter is reset anytime a new value is loaded into the watchdog counter and also during reset.
MMC2107 – Rev. 2.0
MOTOROLA Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
277
Freescale Semiconductor, Inc.
Watchdog Timer Module
13.6.2.3 Watchdog Count Register
Address: 0x00c7_0004 and 0x00c7_0005
Bit 15 14 13
WC14 WC13 Read: WC15
Write:
Reset: 1 1
6
WC6
1
5
WC5
Write:
Bit 7
Read: WC7
Reset:
12
WC12
1
4
WC4
11
WC11
1
3
WC3
10
WC10
1
2
WC2
9
WC9
1
1
WC1
Bit 8
WC8
1
Bit 0
WC0
1 1 1 1 1 1 1 1
= Writes have no effect and the access terminates without a transfer error exception.
Figure 13-4. Watchdog Count Register (WCNTR)
WC[15:0] — Watchdog Count Field
The read-only WC[15:0] field reflects the current value in the watchdog counter. Reading the 16-bit WCNTR with two 8-bit reads is not guaranteed to return a coherent value. Writing to WCNTR has no effect, and write cycles are terminated normally.
Technical Data
278 Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Watchdog Timer Module
Memory Map and Registers
13.6.2.4 Watchdog Service Register
When the watchdog timer is enabled, writing 0x5555 and then 0xAAAA to the watchdog service register (WSR) before the watchdog counter times out prevents a reset. If WSR is not serviced before the timeout, the watchdog timer sends a signal to the reset controller module which sets the WDR bit and asserts a system reset.
Both writes must occur in the order listed before the timeout, but any number of instructions can be executed between the two writes.
However, writing any value other than 0x5555 or 0xAAAA to WSR resets the servicing sequence, requiring both values to be written to keep the watchdog timer from causing a reset.
Address: 0x00c7_0006 and 0x00c7_0007
Bit 15 14 13
Read:
Write:
WS15 WS14 WS13
Reset: 0
Bit 7
0
6
0
5
Read:
Write:
Reset:
WS7 WS6 WS5
12
WS12
0
4
WS4
11
WS11
0
3
WS3
10
WS10
0
2
WS2
9
WS9
0
1
WS1
0 0 0 0 0 0 0
Figure 13-5. Watchdog Service Register (WSR)
Bit 8
WS8
0
Bit 0
WS0
0
MMC2107 – Rev. 2.0
MOTOROLA Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
279
Freescale Semiconductor, Inc.
Watchdog Timer Module
Technical Data
280 Watchdog Timer Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 14. Programmable Interrupt Timer Modules
(PIT1 and PIT2)
14.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 282
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 282
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
Wait Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
Doze Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .283
Debug Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 283
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 283
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 284
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
PIT Control and Status Register . . . . . . . . . . . . . . . . . .285
PIT Modulus Register . . . . . . . . . . . . . . . . . . . . . . . . . . 288
PIT Count Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . 289
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 290
Set-and-Forget Timer Operation . . . . . . . . . . . . . . . . . . . . 290
Free-Running Timer Operation . . . . . . . . . . . . . . . . . . . . . 291
Timeout Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . .291
Interrupt Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 292
MMC2107 – Rev. 2.0
MOTOROLA Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
281
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
14.2 Introduction
The programmable interrupt timer (PIT) is a 16-bit timer that provides precise interrupts at regular intervals with minimal processor intervention. The timer can either count down from the value written in the modulus latch, or it can be a free-running down-counter.
This device has two programmable interrupt timers. PIT1 has a base address located at 0x00c8_0000. PIT2 base address is 0x00c9_0000.
14.3 Block Diagram
SYSTEM
CLOCK
PRESCALER
EN
PRE[3:0]
PDOZE
PDBG
IPBUS
16-BIT PCNTR
16-BIT PIT COUNTER
OVW
COUNT = 0
LOAD
COUNTER
RLD
16-BIT PMR
IPBUS
Figure 14-1. PIT Block Diagram
PIF
PIE
TO INTERRUPT
CONTROLLER
Technical Data
282 Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
Modes of Operation
14.4 Modes of Operation
This subsection describes the three low-power modes and the debug mode.
14.4.1 Wait Mode
In wait mode, the PIT module continues to operate normally and can be configured to exit the low-power mode by generating an interrupt request.
14.4.2 Doze Mode
In doze mode with the PDOZE bit set in the PIT control and status register (PCSR), PIT module operation stops. In doze mode with the
PDOZE bit clear, doze mode does not affect PIT operation. When doze mode is exited, PIT operation continues from the state it was in before entering doze mode.
14.4.3 Stop Mode
In stop mode, the system clock is absent, and PIT module operation stops.
14.4.4 Debug Mode
In debug mode with the PDBG bit set in PCSR, PIT module operation stops. In debug mode with the PDBG bit clear, debug mode does not affect PIT operation. When debug mode is exited, PIT operation continues from the state it was in before entering debug mode, but any updates made in debug mode remain.
14.5 Signals
The PIT module has no off-chip signals.
MMC2107 – Rev. 2.0
MOTOROLA Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
283
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
14.6 Memory Map and Registers
This subsection describes the memory map and register structure for
PIT1 and PIT2.
14.6.1 Memory Map
Refer to Table 14-1 for a description of the memory map.
This device has two programmable interrupt timers. PIT1 has a base address located at 0x00c8_0000. PIT2 base address is 0x00c9_0000.
Table 14-1. Programmable Interrupt Timer Modules Memory Map
PIT1
Address
PIT2
Address
0x00c8_0000 0x00c9_0000
0x00c8_0002 0x00c9_0002
0x00c8_0004 0x00c9_0004
Bits 15–8
PIT modulus register (PMR)
PIT count register (PCNTR)
Bits 7–0
PIT control and status register (PCSR)
Access
S
S
S/U
(1)
0x00c8_0006 0x00c9_0006
Unimplemented
(2) —
1. S = CPU supervisor mode access only. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
2. Accesses to unimplemented address locations have no effect and result in a cycle termination transfer error.
14.6.2 Registers
The PIT programming model consists of these registers:
• The PIT control and status register (PCSR) configures the timer’s operation.
• The PIT modulus register (PMR) determines the timer modulus reload value.
• The PIT count register (PCNTR) provides visibility to the counter value.
Technical Data
284 Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
Memory Map and Registers
14.6.2.1 PIT Control and Status Register
Address: PIT1 — 0x00c8_0000 and 0x00c8_0001
PIT2 — 0x00c9_0000 and 0x00c9_0001
Bit 15 14 13 12
0 0 0 0 Read:
Write:
Reset:
Read:
Write:
0
Bit 7
0
0
6
PDOZE
0
5
PDBG
0
4
OVW
11
PRE3
0
3
PIE
10
PRE2
0
2
PIF
9
PRE1
0
1
RLD
Bit 8
PRE0
0
Bit 0
EN
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 14-2. PIT Control and Status Register (PCSR)
PRE[3:0] — Prescaler Bits
The read/write PRE[3:0] bits select the system clock divisor to generate the PIT clock as
shows.
To accurately predict the timing of the next count, change the
PRE[3:0] bits only when the enable bit (EN) is clear. Changing the
PRE[3:0] resets the prescaler counter. System reset and the loading of a new value into the counter also reset the prescaler counter.
Setting the EN bit and writing to PRE[3:0] can be done in this same write cycle. Clearing the EN bit stops the prescaler counter.
PDOZE — Doze Mode Bit
The read/write PDOZE bit controls the function of the PIT in doze mode. Reset clears PDOZE.
1 = PIT function stopped in doze mode
0 = PIT function not affected in doze mode
When doze mode is exited, timer operation continues from the state it was in before entering doze mode.
MMC2107 – Rev. 2.0
MOTOROLA Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
285
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
Table 14-2. Prescaler Select Encoding
0111
1000
1001
1010
1011
1100
1101
1110
1111
PRE[3:0]
0000
0001
0010
0011
0100
0101
0110
System Clock Divisor
1
2
4
8
16
32
64
128
256
512
1,024
2,048
4,096
8,192
16,384
32,768
PDBG — Debug Mode Bit
The read/write PDBG bit controls the function of the PIT in debug mode. Reset clears PDBG.
1 = PIT function stopped in debug mode
0 = PIT function not affected in debug mode
During debug mode, register read and write accesses function normally. When debug mode is exited, timer operation continues from the state it was in before entering debug mode, but any updates made in debug mode remain.
NOTE: Changing the PDBG bit from 1 to 0 during debug mode starts the PIT timer. Likewise, changing the PDBG bit from 0 to 1 during debug mode stops the PIT timer.
Technical Data
286 Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
Memory Map and Registers
OVW — Overwrite Bit
The read/write OVW bit enables writing to PMR to immediately overwrite the value in the PIT counter.
1 = Writing PMR immediately replaces value in PIT counter.
0 = Value in PMR replaces value in PIT counter when count reaches 0x0000.
PIE — PIT Interrupt Enable Bit
The read/write PIE bit enables the PIF flag to generate interrupt requests.
1 = PIF interrupt requests enabled
0 = PIF interrupt requests disabled
PIF — PIT Interrupt Flag
The read/write PIF flag is set when the PIT counter reaches 0x0000.
Clear PIF by writing a 1 to it or by writing to PMR. Writing 0 has no effect. Reset clears PIF.
1 = PIT count has reached 0x0000.
0 = PIT count has not reached 0x0000.
RLD — Reload Bit
The read/write RLD bit enables loading the value of PMR into the PIT counter when the count reaches 0x0000.
1 = Counter reloaded from PMR on count of 0x0000
0 = Counter rolls over to 0xFFFF on count of 0x0000
EN — PIT Enable Bit
The read/write EN bit enables PIT operation. When the PIT is disabled, the counter and prescaler are held in a stopped state.
1 = PIT enabled
0 = PIT disabled
MMC2107 – Rev. 2.0
MOTOROLA Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
287
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
14.6.2.2 PIT Modulus Register
The 16-bit read/write PIT modulus register (PMR) contains the timer modulus value for loading into the PIT counter when the count reaches
0x0000 and the RLD bit is set.
When the OVW bit is set, PMR is transparent, and the value written to
PMR is immediately loaded into the PIT counter. The prescaler counter is reset anytime a new value is loaded into the PIT counter and also during reset. Reading the PMR returns the value written in the modulus latch. Reset initializes PMR to 0xFFFF.
Address: PIT1 — 0x00c8_0002 and 0x00c8_0003
PIT2 — 0x00c9_0002 and 0x00c9_0003
Bit 15 14 13 12
Read:
Write:
PM15 PM14 PM13 PM12
Reset: 1
Bit 7
1
6
1
5
1
4
Read:
Write:
Reset:
PM7
1
PM6 PM5 PM4
11
PM11
1
3
PM3
10
PM10
1
2
PM2
1 1 1 1 1
Figure 14-3. PIT Modulus Register (PMR)
9
PM9
1
1
PM1
1
Bit 8
PM8
1
Bit 0
PM0
1
Technical Data
288 Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
Memory Map and Registers
14.6.2.3 PIT Count Register
The 16-bit, read-only PIT control register (PCNTR) contains the counter value. Reading the 16-bit counter with two 8-bit reads is not guaranteed to be coherent. Writing to PCNTR has no effect, and write cycles are terminated normally.
Address: PIT1 — 0x00c8_0004 and 0x00c8_0005
PIT2 — 0x00c9_0004 and 0x00c9_0005
Bit 15 14 13 12
Read: PC15 PC14 PC13 PC12
Write:
Reset: 1
Bit 7
Read: PC7
Write:
Reset: 1
1
6
PC6
1
1
5
PC5
1
1
4
PC4
1
11
PC11
1
3
PC3
10
PC10
1
2
PC2
9
PC9
1
1
PC1
Bit 8
PC8
1
Bit 0
PC0
1 1 1 1
= Writes have no effect and the access terminates without a transfer error exception.
Figure 14-4. PIT Count Register (PCNTR)
MMC2107 – Rev. 2.0
MOTOROLA Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
289
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
14.7 Functional Description
This subsection describes the PIT functional operation.
14.7.1 Set-and-Forget Timer Operation
This mode of operation is selected when the RLD bit in the PCSR register is set.
When the PIT counter reaches a count of 0x0000, the PIF flag is set in
PCSR. The value in the modulus latch is loaded into the counter, and the counter begins decrementing toward 0x0000. If the PIE bit is set in
PCSR, the PIF flag issues an interrupt request to the CPU.
When the OVW bit is set in PCSR, the counter can be directly initialized by writing to PMR without having to wait for the count to reach 0x0000.
PIT CLOCK
COUNTER
MODULUS
PIF
0x0002 0x0001 0x0000
0x0005
Figure 14-5. Counter Reloading from the Modulus Latch
0x0005
Technical Data
290 Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
Functional Description
14.7.2 Free-Running Timer Operation
This mode of operation is selected when the RLD bit in PCSR is clear.
In this mode, the counter rolls over from 0x0000 to 0xFFFF without reloading from the modulus latch and continues to decrement.
When the counter reaches a count of 0x0000, the PIF flag is set in
PCSR. If the PIE bit is set in PCSR, the PIF flag issues an interrupt request to the CPU.
When the OVW bit is set in PCSR, the counter can be directly initialized by writing to PMR without having to wait for the count to reach 0x0000.
PIT CLOCK
COUNTER
MODULUS
PIF
0x0002 0x0001
0x0005
0x0000 0xFFFF
Figure 14-6. Counter in Free-Running Mode
14.7.3 Timeout Specifications
The 16-bit PIT counter and prescaler supports different timeout periods.
The prescaler divides the system clock as selected by the PRE[3:0] bits in PCSR. The PM[15:0] bits in PMR select the timeout period.
timeout period = PRE[3:0]
×
(PM[15:0] + 1) clocks
MMC2107 – Rev. 2.0
MOTOROLA Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
291
Freescale Semiconductor, Inc.
Programmable Interrupt Timer Modules (PIT1 and PIT2)
14.8 Interrupt Operation
Table 14-3 lists the interrupt requests generated by the PIT.
Table 14-3. PIT Interrupt Requests
Interrupt Request
Timeout
Flag
PIF
Enable Bit
PIE
The PIF flag is set when the PIT counter reaches 0x0000. The PIE bit enables the PIF flag to generate interrupt requests. Clear PIF by writing a 1 to it or by writing to the PMR.
Technical Data
292 Programmable Interrupt Timer Modules (PIT1 and PIT2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 15. Timer Modules (TIM1 and TIM2)
15.1 Contents
MMC2107 – Rev. 2.0
MOTOROLA
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 295
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 296
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297
Supervisor and User Modes . . . . . . . . . . . . . . . . . . . . . . . . 297
Run Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 297
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297
Wait, Doze, and Debug Modes . . . . . . . . . . . . . . . . . . . . . 297
Test Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .297
Signal Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 298
ICOC[2:0] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 298
ICOC3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 298
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 298
Timer Input Capture/Output Compare
Select Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300
Timer Compare Force Register . . . . . . . . . . . . . . . . . . . . . 301
Timer Output Compare 3 Mask Register . . . . . . . . . . . . . . 302
Timer Output Compare 3 Data Register. . . . . . . . . . . . . . . 303
Timer Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 304
Timer System Control Register 1 . . . . . . . . . . . . . . . . . . . . 305
Timer Toggle-On-Overflow Register . . . . . . . . . . . . . . . . . 306
Timer Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . 307
Timer Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . 308
15.7.10 Timer Interrupt Enable Register . . . . . . . . . . . . . . . . . . . . . 309
15.7.11 Timer System Control Register 2 . . . . . . . . . . . . . . . . . . . . 310
15.7.12 Timer Flag Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 312
15.7.13 Timer Flag Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 313
15.7.14 Timer Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 314
Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
293
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.15 Pulse Accumulator Control Register . . . . . . . . . . . . . . . . . 315
15.7.16 Pulse Accumulator Flag Register . . . . . . . . . . . . . . . . . . . . 317
15.7.17 Pulse Accumulator Counter Registers . . . . . . . . . . . . . . . . 318
15.7.18 Timer Port Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . 319
15.7.19 Timer Port Data Direction Register . . . . . . . . . . . . . . . . . .320
15.7.20 Timer Test Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
Input Capture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 321
Output Compare . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .322
Pulse Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 323
Event Counter Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 323
Gated Time Accumulation Mode . . . . . . . . . . . . . . . . . .324
General-Purpose I/O Ports . . . . . . . . . . . . . . . . . . . . . . . . . 325
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 326
15.10.1 Timer Channel Interrupts (CxF) . . . . . . . . . . . . . . . . . . . . . 326
15.10.2 Pulse Accumulator Overflow (PAOVF). . . . . . . . . . . . . . . . 327
15.10.3 Pulse Accumulator Input (PAIF) . . . . . . . . . . . . . . . . . . . . . 327
15.10.4 Timer Overflow (TOF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 327
Technical Data
294 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Introduction
15.2 Introduction
The MMC2107 has two 4-channel timer modules (TIM1 and TIM2). Each consists of a 16-bit programmable counter driven by a 7-stage programmable prescaler. Each of the four timer channels can be configured for input capture or output. Additionally, one of the channels, channel 3, can be configured as a pulse accumulator.
A timer overflow function allows software to extend the timing capability of the system beyond the 16-bit range of the counter. The input capture and output compare functions allow simultaneous input waveform measurements and output waveform generation. The input capture function can capture the time of a selected transition edge. The output compare function can generate output waveforms and timer software delays. The 16-bit pulse accumulator can operate as a simple event counter or a gated time accumulator. The pulse accumulator shares timer channel 3 when in event mode.
15.3 Features
Features of the timer include:
• Four 16-bit input capture/output compare channels
• 16-bit architecture
• Programmable prescaler
• Pulse widths variable from microseconds to seconds
• Single 16-bit pulse accumulator
• Toggle-on-overflow feature for pulse-width modulator (PWM) generation
• Option for enabling timer port pullups on reset
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
295
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.4 Block Diagram
CLK[1:0]
PR[2:0]
SYSTEM
CLOCK
PRESCALER
PACLK
PACLK/256
PACLK/65536
MUX CHANNEL 3 OUTPUT COMPARE
TCRE
TIMCNTH:TIMCNTL
CxI
CxF
CLEAR COUNTER
16-BIT COUNTER
TOF
TOI
INTERRUPT
LOGIC
INTERRUPT
REQUEST
TE
CHANNEL 0
16-BIT COMPARATOR
TIMC0H:TIMC0L
16-BIT LATCH
CHANNEL 1
16-BIT COMPARATOR
TIMC1H:TIMC1L
16-BIT LATCH
C0F
EDG0A
EDG0B
C1F
EDG1A
EDG1B
EDGE
DETECT
EDGE
DETECT
IOS0
OM:OL0
TOV0
IOS1
OM:OL1
TOV1
PT0
LOGIC
PT1
LOGIC
CH. 0 CAPTURE
CH. 0 COMPARE
CH. 1 CAPTURE
CH. 1 COMPARE
CHANNEL 2
CHANNEL3
16-BIT COMPARATOR
TIMC3H:TIMC3L
16-BIT LATCH
C3F
EDG3A
EDG3B
EDGE
DETECT
IOS3
OM:OL3
TOV3
PT3
LOGIC
CH.3 CAPTURE
PA INPUT
CH. 3 COMPARE
PAOVF TIMPACNTH:TIMPACNTL
PEDGE
PAE
EDGE
DETECT
PACLK/65536
PACLK/256
INTERRUPT
REQUEST
PAOVI
PAOVF
16-BIT COUNTER
INTERRUPT
LOGIC
PACLK
MUX
PAMOD
DIVIDE-BY-64
PAI
PAIF
Figure 15-1. Timer Block Diagram
PAIF
MODULE CLOCK
ICOC0
PIN
ICOC1
PIN
ICOC3
PIN
Technical Data
296 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Modes of Operation
15.5 Modes of Operation
This subsection describes the supervisor and user modes, the five low-power options, and test mode.
15.5.1 Supervisor and User Modes
The SO bit in the chip-select control register determines whether the processor is operating in user mode or supervisor mode. Accessing supervisor address locations while not in supervisor mode causes the timer to assert a transfer error.
15.5.2 Run Mode
Clearing the TIMEN bit in the timer system control register 1 (TIMSCR1) or the PAE bit in the pulse accumulator control register (TIMPACTL) reduces power consumption in run mode. Timer registers are still accessible, but all timer functions are disabled.
15.5.3 Stop Mode
If the central processor unit (CPU) enters stop mode, timer operation stops. Upon exiting stop mode, the timer resumes operation unless stop mode was exited by reset.
15.5.4 Wait, Doze, and Debug Modes
The timer is unaffected by these low-power modes.
15.5.5 Test Mode
A high signal on the TEST pin puts the processor in test mode or special mode. The timer behaves as in user mode, except that timer test registers are accessible.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
297
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.6 Signal Description
Table 15-1 provides an overview of the signal properties.
Table 15-1. Signal Properties
Name
(1) Port Function
ICOC0 TIMPORT0 Channel 0 IC/OC pin
ICOC1 TIMPORT1 Timer channel 1 IC/OC pin
ICOC2 TIMPORT2 Timer channel 2 IC/OC pin
ICOC3 TIMPORT3 Timer channel 3 IC/OC or PA pin
1. Pin signal names may change according to user requirements.
Reset State Pullup
Pin state
Pin state
Pin state
Pin state
Active
Active
Active
Active
15.6.1 ICOC[2:0]
The ICOC[2:0] pins are for channel 2–0 input capture and output compare functions. These pins are available for general-purpose input/output (I/O) when not configured for timer functions.
15.6.2 ICOC3
The ICOC3 pin is for channel 3 input capture and output compare functions or for the pulse accumulator input. This pin is available for general-purpose I/O when not configured for timer functions.
15.7 Memory Map and Registers
See Table 15-2 for a memory map of the two timer modules. Timer 1 has
a base address of 0x00ce_0000. Timer 2 has a base address of
0x00cf_0000.
NOTE: Reading reserved or unimplemented locations returns 0s. Writing to reserved or unimplemented locations has no effect.
Technical Data
298 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
Table 15-2. Timer Modules Memory Map
Address
TIM1 TIM2
0x00ce_0000 0x00cf_0000
0x00ce_0001
0x00ce_0002
0x00ce_0003
0x00ce_0004
0x00ce_0005
0x00ce_0006
0x00ce_0007
0x00ce_0008 0x00cf_0008
0x00ce_0009 0x00cf_0009
0x00ce_000a 0x00cf_000a
0x00ce_000b 0x00cf_000b
0x00ce_000c 0x00cf_000c
0x00ce_000d 0x00cf_000d
0x00ce_000e 0x00cf_000e
0x00ce_000f 0x00cf_000f
0x00ce_0010 0x00cf_0010
0x00ce_0011 0x00cf_0011
0x00ce_0012 0x00cf_0012
0x00ce_0013 0x00cf_0013
0x00ce_0014 0x00cf_0014
0x00ce_0015 0x00cf_0015
0x00ce_0016 0x00cf_0016
0x00ce_0017 0x00cf_0017
0x00ce_0018 0x00cf_0018
0x00ce_0019 0x00cf_0019
0x00ce_001a 0x00cf_001a
0x00ce_001b 0x00cf_001b
0x00ce_001c
0x00cf_0001
0x00cf_0002
0x00cf_0003
0x00cf_0004
0x00cf_0005
0x00cf_0006
0x00cf_0007
0x00cf_001c
0x00ce_001d 0x00cf_001d
0x00ce_001e 0x00cf_001e
0x00ce_001f 0x00cf_001f
Bits 7–0
Timer IC/OC select register (TIMIOS)
Timer compare force register (TIMCFORC)
Timer output compare 3 mask register (TIMOC3M)
Timer output compare 3 data register (TIMOC3D)
Timer counter register high (TIMCNTH)
Timer counter register low (TIMCNTL)
Timer system control register 1 (TIMSCR1)
Reserved
(2)
Timer toggle-on-overflow register (TMTOV)
Timer control register 1 (TIMCTL1)
Reserved
(2)
Timer control register 2 (TIMCTL2)
Timer interrupt enable register (TIMIE)
Timer system control register 2 (TIMSCR2)
Timer flag register 1 (TIMFLG1)
Timer flag register 2 (TIMFLG2)
Timer channel 0 register high (TIMC0H)
Timer channel 0 register low (TIMC0L)
Timer channel 1 register high (TIMC1H)
Timer channel 1 register low (TIMC1L)
Timer channel 2 register high (TIMC2H)
Timer channel 2 register low (TIMC2L)
Timer channel 3 register high (TIMC3H)
Timer channel 3 register low (TIMC3L)
Pulse accumulator control register (TIMPACTL)
Pulse accumulator flag register (TIMPAFLG)
Pulse accumulator counter register high (TIMPACNTH)
Pulse accumulator counter register low (TIMPACNTL)
Reserved
(2)
Timer port data register (TIMPORT)
Timer port data direction register (TIMDDR)
Timer test register (TIMTST)
1. S = CPU supervisor mode access only.
2. Writes have no effect, reads return 0s, and the access terminates without a transfer error exception.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
299
Access
(1)
S
S
—
S
S
S
S
S
S
S
—
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
—
S
S
S
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.1 Timer Input Capture/Output Compare Select Register
Address: TIM1 — 0x00ce_0000
TIM2 — 0x00cf_0000
Bit 7 6
Read: 0 0
Write:
Reset:
5
0
4
0
3
IOS3
2
IOS2
1
IOS1
Bit 0
IOS0
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-2. Timer Input Capture/Output Compare
Select Register (TIMIOS)
Read: Anytime; always read $00
Write: Anytime
IOS[3:0] — I/O Select Bits
The IOS[3:0] bits enable input capture or output compare operation for the corresponding timer channels.
1 = Output compare enabled
0 = Input capture enabled
Technical Data
300 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.2 Timer Compare Force Register
Address: TIM1 — 0x00ce_0001
TIM2 — 0x00cf_0001
Bit 7 6
0 0 Read:
Write:
Reset: 0 0
5
0
4
0
3
0
FOC3
0
2
0
FOC2
0
1
0
FOC1
0
Bit 0
0
FOC0
0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-3. Timer Compare Force Register (TIMCFORC)
Read: Anytime
Write: Anytime
FOC[3:0] — Force Output Compare Bits
Setting an FOC bit causes an immediate output compare on the corresponding channel. Forcing an output compare does not set the output compare flag.
1 = Force output compare
0 = No effect
NOTE: A successful channel 3 output compare overrides any channel 2:0 compares. For each OC3M bit that is set, the output compare action reflects the corresponding OC3D bit.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
301
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.3 Timer Output Compare 3 Mask Register
Address: TIM1 — 0x00ce_0002
TIM2 — 0x00cf_0002
Bit 7 6
0 0 Read:
Write:
Reset: 0 0
5
0
4
0
3 2 1 Bit 0
OC3M3 OC3M2 OC3M1 OC3M0
0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-4. Timer Output Compare 3 Mask Register (TIMOC3M)
Read: Anytime
Write: Anytime
OC3M[3:0] — Output Compare 3 Mask Bits
Setting an OC3M bit configures the corresponding TIMPORT pin to be an output. OC3Mx makes the timer port pin an output regardless of the data direction bit when the pin is configured for output compare
(IOSx = 1). The OC3Mx bits do not change the state of the TIMDDR bits.
1 = Corresponding TIMPORT pin configured as output
0 = No effect
Technical Data
302 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.4 Timer Output Compare 3 Data Register
Address: TIM1 — 0x00ce_0003
TIM2 — 0x00cf_0003
Bit 7 6
0 0 Read:
Write:
Reset: 0 0
5
0
4
0
3 2 1 Bit 0
OC3D3 OC3D2 OC3D1 OC3D0
0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-5. Timer Output Compare 3 Data Register (TIMOC3D)
Read: Anytime
Write: Anytime
OC3D[3:0] — Output Compare 3 Data Bits
When a successful channel 3 output compare occurs, these bits transfer to the timer port data register if the corresponding OC3Mx bits are set.
NOTE: A successful channel 3 output compare overrides any channel 2:0 compares. For each OC3M bit that is set, the output compare action reflects the corresponding OC3D bit.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
303
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.5 Timer Counter Registers
Address: TIM1 — 0x00ce_0004
TIM2 — 0x00cf_0004
Bit 7 6
14 Read: Bit 15
Write:
Reset: 0 0
5
13
4
12
3
11
2
10
1
9
Bit 0
Bit 8
0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-6. Timer Counter Register High (TIMCNTH)
Address: TIM1 — 0x00ce_0005
TIM2 — 0x00cf_0005
Bit 7 6
6 Read: Bit 7
Write:
Reset: 0 0
5
5
4
4
3
3
2
2
1
1
Bit 0
Bit 0
0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-7. Timer Counter Register Low (TIMCNTL)
Read: Anytime
Write: Only in test (special) mode; has no effect in normal modes
To ensure coherent reading of the timer counter, such that a timer rollover does not occur between two back-to-back 8-bit reads, it is recommended that only half-word (16-bit) accesses be used.
A write to TIMCNT may have an extra cycle on the first count because the write is not synchronized with the prescaler clock. The write occurs at least one cycle before the synchronization of the prescaler clock.
Technical Data
304 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.6 Timer System Control Register 1
Address: TIM1 — 0x00ce_0006
TIM2 — 0x00cf_0006
Read:
Write:
Bit 7
TIMEN
6
0
5
0
4
TFFCA
3
0
2
0
1
0
Bit 0
0
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-8. Timer System Control Register (TIMSCR1)
Read: Anytime
Write: Anytime
TIMEN — Timer Enable Bit
TIMEN enables the timer. When the timer is disabled, only the registers are accessible. Clearing TIMEN reduces power consumption.
1 = Timer enabled
0 = Timer and timer counter disabled
TFFCA — Timer Fast Flag Clear All Bit
TFFCA enables fast clearing of the main timer interrupt flag registers
(TIMFLG1 and TIMFLG2) and the PA flag register (TIMPAFLG).
TFFCA eliminates the software overhead of a separate clear sequence.
When TFFCA is set:
– An input capture read or a write to an output compare channel clears the corresponding channel flag, CxF.
– Any access of the timer count registers (TIMCNTH/L) clears the TOF flag.
– Any access of the PA counter registers (TIMPACNT) clears both the PAOVF and PAIF flags in TIMPAFLG.
Writing logic 1s to the flags clears them only when TFFCA is clear.
1 = Fast flag clearing
0 = Normal flag clearing
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
305
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
CxF
WRITE TIMFLG1 REGISTER
DATA BIT x
CLEAR
CxF FLAG
TFFCA
READ TIMCx REGISTERS
WRITE TIMCx REGISTERS
Figure 15-9. Fast Clear Flag Logic
15.7.7 Timer Toggle-On-Overflow Register
Address: TIM1 — 0x00ce_0008
TIM2 — 0x00cf_0008
Read:
Write:
Bit 7
0
6
0
Reset: 0 0
5
0
4
0
3
TOV3
2
TOV2
1
TOV1
Bit 0
TOV0
0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-10. Timer Toggle-On-Overflow Register (TIMTOV)
Read: Anytime
Write: Anytime
TOV[3:0]— Toggle-On-Overflow Bits
TOV[3:0] toggles the output compare pin on overflow. This feature only takes effect when in output compare mode. When set, it takes precedence over forced output compare but not channel 3 override events.
1 = Toggle output compare pin on overflow feature enabled
0 = Toggle output compare pin on overflow feature disabled
Technical Data
306 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.8 Timer Control Register 1
Address: TIM1 — 0x00ce_0009
TIM2 — 0x00cf_0009
Bit 7 6
Read:
Write:
OM3 OL3
Reset:
5
OM2
4
OL2
3
OM1
2
OL1
1
OM0
Bit 0
OL0
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-11. Timer Control Register 1 (TIMCTL1)
Read: Anytime
Write: Anytime
OMx/OLx — Output Mode/Output Level Bits
These bit pairs select the output action to be taken as a result of a successful output compare. When either OMx or OLx is set and the
IOSx bit is set, the pin is an output regardless of the state of the corresponding DDR bit.
Table 15-3. Output Compare Action Selection
OMx:OLx
00
01
10
11
Action on Output Compare
Timer disconnected from output pin logic
Toggle OCx output line
Clear OCx output line
Set OCx line
Channel 3 shares a pin with the pulse accumulator input pin. To use the PAI input, clear both the OM3 and OL3 bits and clear the OC3M3 bit in the output compare 3 mask register.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
307
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.9 Timer Control Register 2
Address: TIM1 — 0x00ce_000b
TIM2 — 0x00cf_000b
Bit 7 6 5 4 3 2 1 Bit 0
Read:
Write:
EDG3B EDG3A EDG2B EDG2A EDG1B EDG1A EDG0B EDG10
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-12. Timer Control Register 2 (TIMCTL2)
Read: Anytime
Write: Anytime
EDGx[B:A] — Input Capture Edge Control Bits
These eight bit pairs configure the input capture edge detector circuits.
Table 15-4. Input Capture Edge Selection
EDGx[B:A]
00
01
10
11
Edge Selection
Input capture disabled
Input capture on rising edges only
Input capture on falling edges only
Input capture on any edge (rising or falling)
Technical Data
308 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.10 Timer Interrupt Enable Register
Address: TIM1 — 0x00ce_000c
TIM2 — 0x00cf_000c
Read:
Write:
Bit 7
0
6
0
5
0
4
0
3
C3I
2
C2I
1
C1I
Bit 0
C0I
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-13. Timer Interrupt Enable Register (TIMIE)
Read: Anytime
Write: Anytime
C[3:0]I — Channel Interrupt Enable Bits
C[3:0]I enable the C[3:0]F flags in timer flag register 1 to generate interrupt requests.
1 = Corresponding channel interrupt requests enabled
0 = Corresponding channel interrupt requests disabled
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
309
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.11 Timer System Control Register 2
Address: TIM1 — 0x00ce_000d
TIM2 — 0x00cf_000d
Read:
Write:
Bit 7
TOI
6
0
5
PUPT
4
RDPT
3
TCRE
2
PR2
1
PR1
Bit 0
PR0
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-14. Timer System Control Register 2 (TIMSCR2)
Read: Anytime
Write: Anytime
TOI — Timer Overflow Interrupt Enable Bit
TOI enables timer overflow interrupt requests.
1 = Overflow interrupt requests enabled
0 = Overflow interrupt requests disabled
PUPT — Timer Pullup Enable Bit
PUPT enables pullup resistors on the timer ports when the ports are configured as inputs.
1 = Pullup resistors enabled
0 = Pullup resistors disabled
RDPT — Timer Drive Reduction Bit
RDPT reduces the output driver size.
1 = Output drive reduction enabled
0 = Output drive reduction disabled
TCRE — Timer Counter Reset Enable Bit
TCRE enables a counter reset after a channel 3 compare.
1 = Counter reset enabled
0 = Counter reset disabled
NOTE: When the timer channel 3 registers contain $0000 and TCRE is set, the timer counter registers remain at $0000 all the time.
Technical Data
310 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
When the timer channel 3 registers contain $FFFF and TCRE is set,
TOF never gets set even though the timer counter registers go from
$FFFF to $0000.
PR[2:0] — Prescaler Bits
These bits select the prescaler divisor for the timer counter.
Table 15-5. Prescaler Selection
PR[2:0]
000
001
010
011
100
101
110
111
Prescaler Divisor
1
2
4
8
16
32
64
128
NOTE: The newly selected prescaled clock does not take effect until the next synchronized edge of the prescaled clock when the clock count transitions to $0000.)
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
311
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.12 Timer Flag Register 1
Address: TIM1 — 0x00ce_000e
TIM2 — 0x00cf_000e
Read:
Write:
Bit 7
0
6
0
Reset:
5
0
4
0
3
C3F
2
C2F
1
C1F
Bit 0
C0F
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-15. Timer Flag Register 1 (TIMFLG1)
Read: Anytime
Write: Anytime; writing 1 clears flag; writing 0 has no effect
C[3:0]F — Channel Flags
A channel flag is set when an input capture or output compare event occurs. Clear a channel flag by writing a 1 to it.
NOTE: When the fast flag clear all bit, TFFCA, is set, an input capture read or an output compare write clears the corresponding channel flag. TFFCA is in timer system control register 1 (TIMSCR1).
When a channel flag is set, it does not inhibit subsequent output compares or input captures.
Technical Data
312 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.13 Timer Flag Register 2
Address: TIM1 — 0x00ce_000f
TIM2 — 0x00cf_000f
Read:
Write:
Bit 7
TOF
6
0
Reset:
5
0
4
0
3
0
2
0
1
0
Bit 0
0
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-16. Timer Flag Register 2 (TIMFLG2)
Read: Anytime
Write: Anytime; writing 1 clears flag; writing 0 has no effect
TOF — Timer Overflow Flag
TOF is set when the timer counter rolls over from $FFFF to $0000. If the TOI bit in TIMSCR2 is also set, TOF generates an interrupt request. Clear TOF by writing a 1 to it.
1 = Timer overflow
0 = No timer overflow
NOTE: When the timer channel 3 registers contain $FFFF and TCRE is set,
TOF never gets set even though the timer counter registers go from
$FFFF to $0000.
When the fast flag clear all bit, TFFCA, is set, any access to the timer counter registers clears timer flag register 2. The TFFCA bit is in timer system control register 1 (TIMSCR1).
When TOF is set, it does not inhibit subsequent overflow events.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
313
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.14 Timer Channel Registers
Address: TIMC0H — 0x00ce_0010/0x00cf_0010
TIMC1H — 0x00ce_0012/0x00cf_0012
TIMC2H — 0x00ce_0014/0x00cf_0014
TIMC3H — 0x00ce_0016/0x00cf_0016
Bit 7 6 5 4
Read:
Write:
Bit 15 14 13 12
3
11
2
10
1
9
Bit 0
Bit 8
Reset: 0 0 0 0 0 0 0
Figure 15-17. Timer Channel [0:3] Register High (TIMCxH)
0
Address: TIMC0L — 0x00ce_0011/0x00cf_0011
TIMC1L — 0x00ce_0013/0x00cf_0013
TIMC2L — 0x00ce_0015/0x00cf_0015
TIMC3L — 0x00ce_0017/0x00cf_0017
Bit 7 6 5 4
Read:
Write:
Reset:
Bit 7
0
6
0
5
0
4
0
3
3
2
2
1
1
0 0 0
Figure 15-18. Timer Channel [0:3] Register Low (TIMCxL)
Bit 0
Bit 0
0
Read: Anytime
Write: Output compare channel, anytime; input capture channel, no effect
When a channel is configured for input capture (IOSx = 0), the timer channel registers latch the value of the free-running counter when a defined transition occurs on the corresponding input capture pin.
When a channel is configured for output compare (IOSx = 1), the timer channel registers contain the output compare value.
To ensure coherent reading of the timer counter, such that a timer rollover does not occur between back-to-back 8-bit reads, it is recommended that only half-word (16-bit) accesses be used.
Technical Data
314 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.15 Pulse Accumulator Control Register
Address: TIM1 — 0x00ce_0018
TIM2 — 0x00cf_0018
Read:
Write:
Bit 7
0
6
PAE
5 4
PAMOD PEDGE
3
CLK1
2
CLK0
1
PAOVI
Bit 0
PAI
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-19. Pulse Accumulator Control Register (TIMPACTL)
Read: Anytime
Write: Anytime
PAE — Pulse Accumulator Enable Bit
PAE enables the pulse accumulator.
1 = Pulse accumulator enabled
0 = Pulse accumulator disabled
NOTE: The pulse accumulator can operate in event mode even when the timer enable bit, TIMEN, is clear.
PAMOD — Pulse Accumulator Mode Bit
PAMOD selects event counter mode or gated time accumulation mode.
1 = Gated time accumulation mode
0 = Event counter mode
PEDGE — Pulse Accumulator Edge Bit
PEDGE selects falling or rising edges on the PAI pin to increment the counter.
In event counter mode (PAMOD = 0):
1 = Rising PAI edge increments counter
0 = Falling PAI edge increments counter
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
315
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
In gated time accumulation mode (PAMOD = 1):
1 = Low PAI input enables divided-by-64 clock to pulse accumulator and trailing rising edge on PAI sets PAIF flag.
0 = High PAI input enables divided-by-64 clock to pulse accumulator and trailing falling edge on PAI sets PAIF flag.
NOTE: The timer prescaler generates the divided-by-64 clock. If the timer is not active, there is no divided-by-64 clock.
To operate in gated time accumulation mode:
1. Apply logic 0 to RESET pin.
2. Initialize registers for pulse accumulator mode test.
3. Apply appropriate level to PAI pin.
4. Enable timer.
CLK[1:0] — Clock Select Bits
CLK[1:0] select the timer counter input clock as shown in Table 15-6 .
Table 15-6. Clock Selection
CLK[1:0]
00
01
10
11
Timer Counter Clock
(1)
Timer prescaler clock
(2)
PACLK
PACLK/256
PACLK/65536
1. Changing the CLKx bits causes an immediate change in the timer counter clock input.
2. When PAE = 0, the timer prescaler clock is always the timer counter clock.
PAOVI — Pulse Accumulator Overflow Interrupt Enable Bit
PAOVI enables the PAOVF flag to generate interrupt requests.
1 = PAOVF interrupt requests enabled
0 = PAOVF interrupt requests disabled
PAI — Pulse Accumulator Input Interrupt Enable Bit
PAI enables the PAIF flag to generate interrupt requests.
1 = PAIF interrupt requests enabled
0 = PAIF interrupt requests disabled
Technical Data
316 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.16 Pulse Accumulator Flag Register
Address: TIM1 — 0x00ce_0019
TIM2 — 0x00cf_0019
Read:
Write:
Bit 7
0
6
0
5
0
4
0
3
0
2
0
1
PAOVF
Bit 0
PAIF
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-20. Pulse Accumulator Flag Register (TIMPAFLG)
Read: Anytime
Write: Anytime; writing 1 clears the flag; writing 0 has no effect
PAOVF — Pulse Accumulator Overflow Flag
PAOVF is set when the 16-bit pulse accumulator rolls over from
$FFFF to $0000. If the PAOVI bit in TIMPACTL is also set, PAOVF generates an interrupt request. Clear PAOVF by writing a 1 to it.
1 = Pulse accumulator overflow
0 = No pulse accumulator overflow
PAIF — Pulse Accumulator Input Flag
PAIF is set when the selected edge is detected at the PAI pin. In event counter mode, the event edge sets PAIF. In gated time accumulation mode, the trailing edge of the gate signal at the PAI pin sets PAIF. If the PAI bit in TIMPACTL is also set, PAIF generates an interrupt request. Clear PAIF by writing a 1 to it.
1 = Active PAI input
0 = No active PAI input
NOTE: When the fast flag clear all enable bit, TFFCA, is set, any access to the pulse accumulator counter registers clears all the flags in TIMPAFLG.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
317
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.17 Pulse Accumulator Counter Registers
Address: TIM1 — 0x00ce_001a
TIM2 — 0x00cf_001a
Bit 7 6 5 4 3 2 1 Bit 0
Read:
Bit 15 14 13 12 11 10 9
Write:
Reset: 0 0 0 0 0 0 0
Figure 15-21. Pulse Accumulator Counter Register High
(TIMPACNTH)
Bit 8
0
Address: TIM1 — 0x00ce_001b
TIM2 — 0x00cf_001b
Bit 7 6
Read:
Bit 7 6
Write:
Reset: 0 0
5
5
4
4
3
3
2
2
1
1
0 0 0 0 0
Figure 15-22. Pulse Accumulator Counter Register Low
(TIMPACNTL)
Bit 0
Bit 0
0
Read: Anytime
Write: Anytime
These registers contain the number of active input edges on the PAI pin since the last reset.
NOTE: Reading the pulse accumulator counter registers immediately after an active edge on the PAI pin may miss the last count since the input first has to be synchronized with the bus clock.
To ensure coherent reading of the PA counter, such that the counter does not increment between back-to-back 8-bit reads, it is recommended that only half-word (16-bit) accesses be used.
Technical Data
318 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Memory Map and Registers
15.7.18 Timer Port Data Register
Address: TIM1 — 0x00ce_001d
TIM2 — 0x00cf_001d
Read:
Write:
Bit 7
0
6
0
Reset:
5
0
4
0
3 2 1 Bit 0
PORTT3 PORTT2 PORTT1 PORTT0
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-23. Timer Port Data Register (TIMPORT)
Read: Anytime; read pin state when corresponding TIMDDR bit is 0; read pin driver state when corresponding TIMDDR bit is 1
Write: Anytime
PORTT[3:0] — Timer Port Input Capture/Output Compare Data Bits
Data written to TIMPORT is buffered and drives the pins only when they are configured as general-purpose outputs.
Reading an input (DDR bit = 0) reads the pin state; reading an output
(DDR bit = 1) reads the latch.
Writing to a pin configured as a timer output does not change the pin state.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
319
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.7.19 Timer Port Data Direction Register
Address: TIM1 — 0x00ce_001e
TIM2 — 0x00cf_001e
Read:
Write:
Bit 7
0
6
0
Reset:
Timer function:
Pulse accumulator function:
0 0
5
0
0
4
0
0
3 2 1 Bit 0
DDRT3 DDRT2 DDRT1 DDRT0
0 0 0 0
IC/OC3 IC/OC2 IC/OC1 IC/OC0
PAI
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-24. Timer Port Data Direction Register (TIMDDR)
Read: Anytime
Write: Anytime
DDRT[3:0] — TIMPORT Data Direction Bits
These bits control the port logic of TIMPORT. Reset clears the timer port data direction register, configuring all timer port pins as inputs.
1 = Corresponding pin configured as output
0 = Corresponding pin configured as input
Technical Data
320 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Functional Description
15.7.20 Timer Test Register
The timer test register (TIMTST) is only for factory testing. When not in test mode, TIMTST is read-only.
Address: TIM1 — 0x00ce_001f
TIM2 — 0x00cf_001f
Bit 7 6
0 0 Read:
Write:
Reset: 0 0
5
0
4
0
3
0
2
0
1
0
Bit 0
0
0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 15-25. Timer Test Register (TIMTST)
15.8 Functional Description
The timer module is a 16-bit, 4-channel timer with input capture and output compare functions and a pulse accumulator.
15.8.1 Prescaler
MMC2107 – Rev. 2.0
MOTOROLA
The prescaler divides the module clock by 1, 2, 4, 8, 16, 32, 64, or 128.
The PR[2:0] bits in TIMSCR2 select the prescaler divisor.
15.8.2 Input Capture
Clearing an I/O select bit, IOSx, configures channel x as an input capture channel. The input capture function captures the time at which an external event occurs. When an active edge occurs on the pin of an input capture channel, the timer transfers the value in the timer counter into the timer channel registers, TIMCxH and TIMCxL.
The minimum pulse width for the input capture input is greater than two module clocks.
The input capture function does not force data direction. The timer port data direction register controls the data direction of an input capture pin.
Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
321
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Pin conditions such as rising or falling edges can trigger an input capture only on a pin configured as an input.
An input capture on channel x sets the CxF flag. The CxI bit enables the
CxF flag to generate interrupt requests.
15.8.3 Output Compare
Setting an I/O select bit, IOSx, configures channel x as an output compare channel. The output compare function can generate a periodic pulse with a programmable polarity, duration, and frequency. When the timer counter reaches the value in the channel registers of an output compare channel, the timer can set, clear, or toggle the channel pin. An output compare on channel x sets the CxF flag. The CxI bit enables the
CxF flag to generate interrupt requests.
The output mode and level bits, OMx and OLx, select, set, clear, or toggle on output compare. Clearing both OMx and OLx disconnects the pin from the output logic.
Setting a force output compare bit, FOCx, causes an output compare on channel x. A forced output compare does not set the channel flag.
A successful output compare on channel 3 overrides output compares on all other output compare channels. A channel 3 output compare can cause bits in the output compare 3 data register to transfer to the timer port data register, depending on the output compare 3 mask register.
The output compare 3 mask register masks the bits in the output compare 3 data register. The timer counter reset enable bit, TCRE, enables channel 3 output compares to reset the timer counter. A channel
3 output compare can reset the timer counter even if the OC3/PAI pin is being used as the pulse accumulator input.
An output compare overrides the data direction bit of the output compare pin but does not change the state of the data direction bit.
Writing to the timer port bit of an output compare pin does not affect the pin state. The value written is stored in an internal latch. When the pin becomes available for general-purpose output, the last value written to the bit appears at the pin.
Technical Data
322 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Functional Description
15.8.4 Pulse Accumulator
The pulse accumulator (PA) is a 16-bit counter that can operate in two modes:
1. Event counter mode — Counts edges of selected polarity on the pulse accumulator input pin, PAI
2. Gated time accumulation mode — Counts pulses from a divide-by-64 clock
The PA mode bit, PAMOD, selects the mode of operation.
The minimum pulse width for the PAI input is greater than two module clocks.
15.8.4.1 Event Counter Mode
Clearing the PAMOD bit configures the PA for event counter operation.
An active edge on the PAI pin increments the PA. The PA edge bit,
PEDGE, selects falling edges or rising edges to increment the PA.
An active edge on the PAI pin sets the PA input flag, PAIF. The PA input interrupt enable bit, PAI, enables the PAIF flag to generate interrupt requests.
NOTE: The PAI input and timer channel 3 use the same pin. To use the PAI input, disconnect it from the output logic by clearing the channel 3 output mode and output level bits, OM3 and OL3. Also clear the channel 3 output compare 3 mask bit, OC3M3.
The PA counter registers, TIMPACNTH/L, reflect the number of active input edges on the PAI pin since the last reset.
The PA overflow flag, PAOVF, is set when the PA rolls over from $FFFF to $0000. The PA overflow interrupt enable bit, PAOVI, enables the
PAOVF flag to generate interrupt requests.
NOTE: The PA can operate in event counter mode even when the timer enable bit, TIMEN, is clear.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
323
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.8.4.2 Gated Time Accumulation Mode
Setting the PAMOD bit configures the PA for gated time accumulation operation. An active level on the PAI pin enables a divide-by-64 clock to drive the PA. The PA edge bit, PEDGE, selects low levels or high levels to enable the divided-by-64 clock.
The trailing edge of the active level at the PAI pin sets the PA input flag,
PAIF. The PA input interrupt enable bit, PAI, enables the PAIF flag to generate interrupt requests.
NOTE: The PAI input and timer channel 3 use the same pin. To use the PAI input, disconnect it from the output logic by clearing the channel 3 output mode and output level bits, OM3 and OL3. Also clear the channel 3 output compare mask bit, OC3M3.
The PA counter registers, TIMPACNTH/L reflect the number of pulses from the divide-by-64 clock since the last reset.
NOTE: The timer prescaler generates the divide-by-64 clock. If the timer is not active, there is no divide-by-64 clock.
PULSE
ACCUMULATOR
PAD
CHANNEL 3 OUTPUT COMPARE
OM3
OL3
OC3M3
Figure 15-26. Channel 3 Output Compare/Pulse Accumulator Logic
Technical Data
324 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Functional Description
15.8.5 General-Purpose I/O Ports
An I/O pin used by the timer defaults to general-purpose I/O unless an internal function which uses that pin is enabled.
The timer pins can be configured for either an input capture function or an output compare function. The IOSx bits in the timer IC/OC select register configure the timer port pins as either input capture or output compare pins.
The timer port data direction register controls the data direction of an input capture pin. External pin conditions trigger input captures on input capture pins configured as inputs.
To configure a pin for input capture:
1. Clear the pin’s IOS bit in TIMIOS.
2. Clear the pin’s DDR bit in TIMDDR.
3. Write to TIMCTL2 to select the input edge to detect.
TIMDDR does not affect the data direction of an output compare pin. The output compare function overrides the data direction register but does not affect the state of the data direction register.
To configure a pin for output compare:
1. Set the pin’s IOS bit in TIMIOS.
2. Write the output compare value to TIMCxH/L.
3. Clear the pin’s DDR bit in TIMDDR.
4. Write to the OMx/OLx bits in TIMCTL1 to select the output action.
Table 15-7. TIMPORT I/O Function
Data Direction
Register
In
Output Compare
Action
1
1
0
0
0
1
1
0
Out
Reading at Data Bus
Pin
Pin
Reading at Pin
Pin
Output compare action
Port data register Output compare action
Port data register Port data register
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
325
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
15.9 Reset
Reset initializes the timer registers to a known startup state as described in the
.
15.10 Interrupts
Table 15-8 lists the interrupt requests generated by the timer.
Table 15-8. Timer Interrupt Requests
Interrupt Request
Channel 3 IC/OC
Channel 2 IC/OC
Channel 1 IC/OC
Channel 0 IC/OC
PA overflow
PA input
Timer overflow
Flag
C3F
C2F
C1F
C0F
PAOVF
PAIF
TOF
Enable Bit
C3I
C2I
C1I
C0I
PAOVI
PAI
TOI
15.10.1 Timer Channel Interrupts (CxF)
A channel flag is set when an input capture or output compare event occurs. Clear a channel flag by writing a 1 to it.
NOTE: When the fast flag clear all bit, TFFCA, is set, an input capture read or an output compare write clears the corresponding channel flag. TFFCA is in timer system control register 1 (TIMSCR1).
When a channel flag is set, it does not inhibit subsequent output compares or input captures
Technical Data
326 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Interrupts
15.10.2 Pulse Accumulator Overflow (PAOVF)
PAOVF is set when the 16-bit pulse accumulator rolls over from $FFFF to $0000. If the PAOVI bit in TIMPACTL is also set, PAOVF generates an interrupt request. Clear PAOVF by writing a 1 to it.
NOTE: When the fast flag clear all enable bit, TFFCA, is set, any access to the pulse accumulator counter registers clears all the flags in TIMPAFLG.
15.10.3 Pulse Accumulator Input (PAIF)
PAIF is set when the selected edge is detected at the PAI pin. In event counter mode, the event edge sets PAIF. In gated time accumulation mode, the trailing edge of the gate signal at the PAI pin sets PAIF. If the
PAI bit in TIMPACTL is also set, PAIF generates an interrupt request.
Clear PAIF by writing a 1 to it.
NOTE: When the fast flag clear all enable bit, TFFCA, is set, any access to the pulse accumulator counter registers clears all the flags in TIMPAFLG.
15.10.4 Timer Overflow (TOF)
TOF is set when the timer counter rolls over from $FFFF to $0000. If the
TOI bit in TIMSCR2 is also set, TOF generates an interrupt request.
Clear TOF by writing a 1 to it.
NOTE: When the timer channel 3 registers contain $FFFF and TCRE is set,
TOF never gets set even though the timer counter registers go from
$FFFF to $0000.
When the fast flag clear all bit, TFFCA, is set, any access to the timer counter registers clears timer flag register 2. The TFFCA bit is in timer system control register 1 (TIMSCR1).
When TOF is set, it does not inhibit future overflow events.
MMC2107 – Rev. 2.0
MOTOROLA Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
327
Freescale Semiconductor, Inc.
Timer Modules (TIM1 and TIM2)
Technical Data
328 Timer Modules (TIM1 and TIM2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 16. Serial Communications Interface Modules
(SCI1 and SCI2)
16.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 330
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 331
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .333
Doze Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .333
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .333
Signal Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
RXD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
TXD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 334
SCI Baud Rate Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 336
SCI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . .337
SCI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . .340
SCI Status Register 1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
SCI Status Register 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 344
SCI Data Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345
SCI Pullup and Reduced Drive Register . . . . . . . . . . . . . . 346
SCI Port Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .347
SCI Data Direction Register . . . . . . . . . . . . . . . . . . . . . . . . 348
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 349
Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 349
16.10 Baud Rate Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350
16.11 Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 351
16.11.1 Frame Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 352
16.11.2 Transmitting a Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353
16.11.3 Break Frames. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 355
16.11.4 Idle Frames . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 355
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
329
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.12 Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
16.12.1 Frame Length . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
16.12.2 Receiving a Frame . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
16.12.3 Data Sampling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 357
16.12.4 Framing Errors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 362
16.12.5 Baud Rate Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 362
Slow Data Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . 363
Fast Data Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . 364
16.12.6 Receiver Wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 365
Idle Input Line Wakeup (WAKE = 0) . . . . . . . . . . . . . . . 365
Address Mark Wakeup (WAKE = 1). . . . . . . . . . . . . . . . 365
16.13 Single-Wire Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 366
16.14 Loop Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 367
16.17.1 Transmit Data Register Empty . . . . . . . . . . . . . . . . . . . . . . 369
16.17.2 Transmission Complete . . . . . . . . . . . . . . . . . . . . . . . . . . . 369
16.17.3 Receive Data Register Full. . . . . . . . . . . . . . . . . . . . . . . . . 370
16.17.4 Idle Receiver Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 370
16.17.5 Overrun . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 370
16.2 Introduction
The serial communications interface (SCI) allows asynchronous serial communications with peripheral devices and other microcontroller units
(MCU).
The MMC2107 has two identical SCI modules, each with its own control registers and input/output (I/O) pins.
In the text that follows, SCI register names are denoted generically.
Thus, SCIPORT refers interchangeably to SCI1PORT and SCI2PORT, the port data registers for SCI1 and SCI2, respectively.
Technical Data
330 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Features
16.3 Features
Features of each SCI module include:
• Full-duplex operation
• Standard mark/space non-return-to-zero (NRZ) format
• 13-bit baud rate selection
• Programmable 8-bit or 9-bit data format
• Separately enabled transmitter and receiver
• Separate receiver and transmitter central processor unit (CPU) interrupt requests
• Programmable transmitter output polarity
• Two receiver wakeup methods:
– Idle line wakeup
– Address mark wakeup
• Interrupt-driven operation with eight flags:
– Transmitter empty
– Transmission complete
– Receiver full
– Idle receiver input
– Receiver overrun
– Noise error
– Framing error
– Parity error
• Receiver framing error detection
• Hardware parity checking
• 1/16 bit-time noise detection
• General-purpose, I/O capability
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
331
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.4 Block Diagram
RXD
PIN
SYSTEM
CLOCK
TXD
PIN
SCBR[12:0]
BAUD RATE
GENERATOR
÷
16
IPBUS
SCI DATA
REGISTER
RECEIVE
SHIFT REGISTER
RECEIVE
AND WAKEUP
CONTROL
DATA FORMAT
CONTROL
TRANSMIT
CONTROL
M
WAKE
ILT
PE
PT
TE
LOOPS
SBK
RSRC
TDRE
TC
T8
RAF
FE
PF
NF
RE
RWU
LOOPS
RSRC
R8
IDLE
RDRF
OR
TRANSMIT
SHIFT REGISTER
SCI DATA
REGISTER
IPBUS
Figure 16-1. SCI Block Diagram
ILIE
RIE
TIE
TCIE
IDLE
INTERRUPT
REQUEST
RDRF/OR
INTERRUPT
REQUEST
TDRE
INTERRUPT
REQUEST
TC
INTERRUPT
REQUEST
Technical Data
332 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Modes of Operation
16.5 Modes of Operation
SCI operation is identical in run, special, and emulation modes. The SCI has two low-power modes, doze and stop.
NOTE: Run mode is the normal mode of operation and the WAIT instruction does not affect SCI operation.
16.5.1 Doze Mode
When the SCIDOZ bit in the SCI pullup and reduced drive (SCIPURD) register is set, the DOZE instruction stops the SCI clock and puts the SCI in a low-power state. The DOZE instruction does not affect SCI register states. Any transmission or reception in progress stops at doze mode entry and resumes when an internal or external interrupt request brings the CPU out of doze mode. Exiting doze mode by reset aborts any transmission or reception in progress and resets the SCI.
When the SCIDOZ bit is clear, execution of the DOZE instruction has no effect on the SCI. Normal module operation continues, allowing any SCI interrupt to bring the CPU out of doze mode.
16.5.2 Stop Mode
The STOP instruction stops the SCI clock and puts the SCI in a low-power state. The STOP instruction does not affect SCI register states. Any transmission or reception in progress halts at stop mode entry and resumes when an external interrupt request brings the CPU out of stop mode. Exiting stop mode by reset aborts any transmission or reception in progress and resets the SCI.
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
333
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.6 Signal Description
Table 16-1 gives an overview of the signals which are described here.
Name
RXD
TXD
Table 16-1. Signal Properties
Function
Receive data pin
Transmit data pin
Port
SCIPORT0
SCIPORT1
Reset
State
0
0
Pullup
Disabled
Disabled
16.6.1 RXD
RXD is the SCI receiver pin. RXD is available for general-purpose I/O when it is not configured for receiver operation.
16.6.2 TXD
TXD is the SCI transmitter pin. TXD is available for general-purpose I/O when it is not configured for transmitter operation.
16.7 Memory Map and Registers
Table 16-1 shows the SCI memory map.
NOTE: Reading unimplemented addresses (0x00cc_000b through
0x00cc_000f) returns 0s. Writing to unimplemented addresses has no effect. Accessing unimplemented addresses does not generate an error response.
Technical Data
334 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Memory Map and Registers
Table 16-2. Serial Communications Interface Module Memory Map
(1)
SCI1
0x00cc_0000
0x00cc_0001
0x00cc_0002
0x00cc_0003
0x00cc_0004
0x00cc_0005
0x00cc_0006
0x00cc_0007
0x00cc_0008
Address
SCI2
0x00cd_0000
0x00cd_0001
0x00cd_0002
0x00cd_0003
0x00cd_0004
0x00cd_0005
0x00cd_0006
0x00cd_0007
0x00cd_0008
Bits 7–0
SCI baud register high (SCIBDH)
SCI baud register low (SCIBDL)
SCI control register1 (SCICR1)
SCI control register 2 (SCICR2)
SCI status register 1 (SCISR1)
SCI status register 2 (SCISR2)
SCI data register high (SCIDRH)
SCI data register low (SCIDRL)
SCI pullup and reduced drive register (SCIPURD)
Access
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
(2)
0x00cc_0009
0x00cc_000a
0x00cd_0009
0x00cd_000a
SCI port data register (SCIPORT)
SCI data direction register (SCIDDR)
S/U
S/U
0x00cc_000b to
0x00cc_000f
0x00cd_000b to
0x00cd_000f
Reserved
(3) S/U
1. Each module is assigned 64 Kbytes of address space, all of which may not be decoded. Accesses outside of the specified module memory map generate a bus error exception.
2. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
3. Within the specified module memory map, accessing reserved addresses does not generate a bus error exception. Reads of reserved addresses return 0s and writes have no effect.
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
335
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.7.1 SCI Baud Rate Registers
Technical Data
336
Address: SCI1 — 0x00cc_0000
SCI2 — 0x00cd_0000
Read:
Write:
Bit 7
0
6
0
Reset: 0
5
0
4
SBR12
3
SBR11
2
SBR10
1
SBR9
Bit 0
SBR8
0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 16-2. SCI Baud Rate Register High (SCIBDH)
Address: SCI1 — 0x00cc_0001
SCI2 — 0x00cd_0001
Bit 7 6
Read:
Write:
Reset:
SBR7
0
SBR6
0
5
SBR5
0
4
SBR4
0
3
SBR3
0
2
SBR2
1
1
SBR1
0
Figure 16-3. SCI Baud Rate Register Low (SCIBDL)
Bit 0
SBR0
0
Read: Anytime
Write: Anytime
SBR[12:8], SBR[7:0] — SCI Baud Rate Bits
These read/write bits control the SCI baud rate: f sys
SCI baud rate =
16 x SBR[12:0] where:
1
≤
SBR[12:0]
≤
8191
NOTE: The baud rate generator is disabled until the TE bit or the RE bit in
SCICR2 is set for the first time after reset. The baud rate generator is disabled when SBR[12:0] = 0.
Writing to SCIBDH has no effect without also writing to SCIBDL. Writing to SCIBDH puts the data in a temporary location until data is written to
SCIBDL.
Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Memory Map and Registers
16.7.2 SCI Control Register 1
Address: SCI1 — 0x00cc_0002
SCI2 — 0x00cd_0002
Bit 7 6
Read:
Write:
Reset:
LOOPS
0
WOMS
0
5
RSRC
0
4
M
0
3
WAKE
0
2
ILT
0
Figure 16-4. SCI Control Register 1 (SCICR1)
1
PE
0
Read: Anytime
Bit 0
PT
0
Write: Anytime
LOOPS — Loop Select Bit
This read/write control bit switches the SCI between normal mode and loop mode. Reset clears LOOPS.
1 = Loop mode SCI operation
0 = Normal mode SCI operation
The SCI operates normally (LOOPS = 0, RSRC = X) when the output of its transmitter is connected to the TXD pin, and the input of its receiver is connected to the RXD pin.
In loop mode (LOOPS =1, RSRC = 0), the input to the SCI receiver is internally disconnected from the RXD pin logic and instead connected to the output of the SCI transmitter. The behavior of TXD is governed by the DDRSC1 bit in SCIDDR. If DDRSC1 = 1, the TXD pin is driven with the output of the SCI transmitter. If DDRSC1 = 0, the TXD pin idles high. See
16.14 Loop Operation for additional information.
For either loop mode or single-wire mode to function, both the SCI receiver and transmitter must be enabled by setting the RE and TE bits in SCIxCR2.
NOTE: The RXD pin becomes general-purpose I/O when LOOPS = 1, regardless of the state of the RSRC bit. DDRSC0 in SCIDDR is the data direction bit for the RXD pin.
Table 16-3 shows how the LOOPS, RSRC, and DDRSC0 bits affect
SCI operation and the configuration of the RXD and TXD pins.
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
337
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Table 16-3. SCI Normal, Loop, and Single-Wire Mode Pin Configurations
SCI
Mode
Receiver
Input
RXD
Pin
Function
Transmitter
Output
TXD
Pin
Function
0
1
X
0
1
Normal Tied to RXD input buffer Receive pin X Tied to TXD output driver Transmit pin
Loop Tied to transmitter output
Single-wire Tied to TXD
Generalpurpose I/O
0 Tied to receiver input only None (idles high)
1
Tied to receiver input and TXD output driver
Transmit pin
0 No connection Receive pin
1 Tied to TXD output driver Transmit pin
WOMS — Wired-OR Mode Select Bit
This read/write bit configures the TXD and RXD pins for open-drain operation. This allows all of the TXD pins to be tied together in a multiple-transmitter system. WOMS also affects the TXD and RXD pins when they are general-purpose outputs. External pullup resistors are necessary on open-drain outputs. Reset clears WOMS.
1 = TXD and RXD pins open-drain when outputs
0 = TXD and RXD pins CMOS drive when outputs
RSRC — Receiver Source Bit
This read/write bit selects the internal feedback path to the receiver input when LOOPS = 1. Reset clears RSRC.
1 = Receiver input tied to TXD pin when LOOPS = 1
0 = Receiver input tied to transmitter output when LOOPS = 1
M — Data Format Mode Bit
This read/write bit selects 11-bit or 10-bit frames. Reset clears M.
1 = Frames have 1 start bit, 9 data bits, and 1 stop bit.
0 = Frames have 1 start bit, 8 data bits, and 1 stop bit.
Technical Data
338 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Memory Map and Registers
WAKE — Wakeup Bit
This read/write bit selects the condition that wakes up the SCI receiver when it has been placed in a standby state by setting the
RWU bit in SCICR2. When WAKE is set, a logic 1 (address mark) in the most significant bit position of a received data character wakes the receiver. An idle condition on the RXD pin does so when WAKE = 0.
Reset clears WAKE.
1 = Address mark receiver wakeup
0 = Idle line receiver wakeup
ILT — Idle Line Type Bit
This read/write bit determines when the receiver starts counting logic
1s as idle character bits. The counting begins either after the start bit or after the stop bit. If the count begins after the start bit, then a string of logic 1s preceding the stop bit may cause false recognition of an idle character. Beginning the count after the stop bit avoids false idle character recognition, but requires properly synchronized transmissions. Reset clears ILT.
1 = Idle frame bit count begins after stop bit.
0 = Idle frame bit count begins after start bit.
PE — Parity Enable Bit
This read/write bit enables the parity function. When enabled, the parity function inserts a parity bit in the most significant bit position of an SCI data word. Reset clears PE.
1 = Parity function enabled
0 = Parity function disabled
PT — Parity Type Bit
This read/write bit selects even parity or odd parity. With even parity, an even number of 1s clears the parity bit and an odd number of 1s sets the parity bit. With odd parity, an odd number of 1s clears the parity bit and an even number of 1s sets the parity bit. Reset clears
PT.
1 = Odd parity when PE = 1
0 = Even parity when PE = 1
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
339
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.7.3 SCI Control Register 2
Address: SCI1 — 0x00cc_0003
SCI2 — 0x00cd_0003
Bit 7 6
Read:
Write:
Reset:
TIE
0
TCIE
0
5
RIE
0
4
ILIE
0
3
TE
0
2
RE
0
RWU
Figure 16-5. SCI Control Register 2 (SCICR2)
1
0
Read: Anytime
Write: Anytime
Bit 0
SBK
0
TIE — Transmitter Interrupt Enable Bit
This read/write bit allows the TDRE flag to generate interrupt requests. Reset clears TIE.
1 = TDRE interrupt requests enabled
0 = TDRE interrupt requests disabled
TCIE — Transmission Complete Interrupt Enable Bit
This read/write bit allows the TC flag to generate interrupt requests.
Reset clears TCIE.
1 = TC interrupt requests enabled
0 = TC interrupt requests disabled
RIE — Receiver Interrupt Enable Bit
This read/write bit allows the RDRF and OR flags to generate interrupt requests. Reset clears RIE.
1 = RDRF and OR interrupt requests enabled
0 = RDRF and OR interrupt requests disabled
ILIE — Idle Line Interrupt Enable Bit
This read/write bit allows the IDLE flag to generate interrupt requests.
Reset clears ILIE.
1 = IDLE interrupt requests enabled
0 = IDLE interrupt requests disabled
Technical Data
340 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Memory Map and Registers
TE — Transmitter Enable Bit
This read/write bit enables the transmitter and configures the TXD pin as the transmitter output. Toggling TE queues an idle frame. Reset clears TE.
1 = Transmitter enabled
0 = Transmitter disabled
RE — Receiver Enable Bit
This read/write bit enables the receiver. Reset clears RE.
1 = Receiver enabled
0 = Receiver disabled
NOTE: When LOOPS = 0 and TE = RE = 1, the RXD pin is an input and the
TXD pin is an output regardless of the state of the DDRSC1 (TXD) and
DDRSC0 (RXD) bits.
RWU — Receiver Wakeup Bit
This read/write bit puts the receiver in a standby state that inhibits receiver interrupt requests. The WAKE bit determines whether an idle input or an address mark wakes up the receiver and clears RWU.
Reset clears RWU.
1 = Receiver asleep when RE = 1
0 = Receiver awake when RE = 1
SBK — Send Break Bit
Setting this read/write bit causes the SCI to send break frames of 10
(M = 0) or 11 (M =1) logic 0s. To send one break frame, set SBK and then clear it before the break frame is finished transmitting. As long as
SBK is set, the transmitter continues to send break frames.
1 = Transmitter sends break frames.
0 = Transmitter does not send break frames.
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
341
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.7.4 SCI Status Register 1
Address: SCI1 — 0x00cc_0004
SCI2 — 0x00cd_0004
6
TC
Write:
Bit 7
Read: TDRE
Reset:
5
RDRF
4
IDLE
3
OR
2
NF
1
FE
Bit 0
PF
1 1 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 16-6. SCI Status Register 1 (SCISR1)
Read: Anytime
Write: Has no meaning or effect
TDRE — Transmit Data Register Empty Flag
The TDRE flag is set when the transmit shift register receives a word from the SCI data register. It signals that the SCIDRH and SCIDRL are empty and can receive new data to transmit. If the TIE bit in the
SCICR2 is also set, TDRE generates an interrupt request. Clear
TDRE by reading SCISR1 and then writing to SCIDRL. Reset sets
TDRE.
1 = Transmit data register empty
0 = Transmit data register not empty
TC — Transmit Complete Flag
The TC flag is set when TDRE = 1 and no data, preamble, or break frame is being transmitted. It signals that no transmission is in progress. If the TCIE bit is set in SCICR2, TC generates an interrupt request. When TC is set, the TXD pin is idle (logic 1). TC is cleared automatically when a data, preamble, or break frame is queued. Clear
TC by reading SCISR1 with TC set and then writing to SCIDRL. TC cannot be cleared while a transmission is in progress. Reset sets TC.
1 = No transmission in progress
0 = Transmission in progress
Technical Data
342 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Memory Map and Registers
RDRF — Receive Data Register Full Flag
The RDRF flag is set when the data in the receive shift register is transferred to SCIDRH and SCIDRL. It signals that the received data is available to the MCU. If the RIE bit is set in SCICR2, RDRF generates an interrupt request. Clear RDRF by reading the SCISR1 and then reading SCIDRL. Reset clears RDRF.
1 = Received data available in SCIDRH and SCIDRL
0 = Received data not available in SCIDRH and SCIDRL
IDLE — Idle Line Flag
The IDLE flag is set when 10 (if M = 0) or 11 (if M = 1) consecutive logic 1s appear on the receiver input. If the ILIE bit in SCICR2 is set,
IDLE generates an interrupt request. Once IDLE is cleared, a valid frame must again set the RDRF flag before an idle condition can set the IDLE flag. Clear IDLE by reading SCISR1 and then reading
SCIDRL. Reset clears IDLE.
1 = Receiver idle
0 = Receiver active or idle since reset or idle since IDLE flag last cleared
NOTE: When RWU =1, an idle line condition does not set the IDLE flag.
OR — Overrun Flag
The OR flag is set if data is not read from SCIDRL before the receive shift register receives the stop bit of the next frame. This is a receiver overrun condition. If the RIE bit in SCICR2 is set, OR generates an interrupt request. The data in the shift register is lost, but the data already in the SCIDRH and SCIDRL is not affected. Clear OR by reading SCISR1 and then reading SCIDRL. Reset clears OR.
1 = Overrun
0 = No overrun
NF — Noise Flag
The NF flag is set when the SCI detects noise on the receiver input.
NF is set during the same cycle as the RDRF flag but does not get set in the case of an overrun. Clear NF by reading SCISR1 and then reading SCIDRL. Reset clears NF.
1 = Noise
0 = No noise
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
343
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
FE — Framing Error Flag
The FE flag is set when a logic 0 is accepted as the stop bit. FE is set during the same cycle as the RDRF flag but does not get set in the case of an overrun. FE inhibits further data reception until it is cleared.
Clear FE by reading SCISR1 and then reading SCIDRL. Reset clears
FE.
1 = Framing error
0 = No framing error
PF — Parity Error Flag
The PF flag is set when PE = 1 and the parity of the received data does not match its parity bit. Clear PF by reading SCISR1 and then reading SCIDRL. Reset clears PF.
1 = Parity error
0 = No parity error
16.7.5 SCI Status Register 2
Technical Data
344
Address: SCI1 — 0x00cc_0005
SCI2 — 0x00cd_0005
Bit 7 6
0 0 Read:
Write:
Reset: 0 0
5
0
4
0
3
0
2
0
1
0
Bit 0
RAF
0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 16-7. SCI Status Register 2 (SCISR2)
Read: Anytime
Write: Has no meaning or effect
RAF — Receiver Active Flag
The RAF flag is set when the receiver detects a logic 0 during the RT1 time period of the start bit search. When the receiver detects an idle character, it clears RAF. Reset clears RAF.
1 = Reception in progress
0 = No reception in progress
Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Memory Map and Registers
16.7.6 SCI Data Registers
Address: SCI1 — 0x00cc_0006
SCI2 — 0x00cd_0006
Read:
Write:
Bit 7
R8
6
T8
Reset:
5
0
4
0
3
0
2
0
1
0
Bit 0
0
0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 16-8. SCI Data Register High (SCIDRH)
Address: SCI1 — 0x00cc_0007
SCI2 — 0x00cd_0007
Bit 7 6
Read: R7 R6
Write:
Reset:
T7
0
T6
0
5
R5
T5
0
4
R4
T4
0
3
R3
T3
0
2
R2
T2
0
Figure 16-9. SCI Data Register Low (SCIDRL)
1
R1
T1
0
Bit 0
R0
T0
0
Read: Anytime
Write: Anytime; writing to R8 has no effect
R8 — Receive Bit 8
The R8 bit is the ninth received data bit when using the 9-bit data format (M = 1). Reset clears R8.
T8 — Transmit Bit 8
The T8 bit is the ninth transmitted data bit when using the 9-bit data format (M = 1). Reset clears T8.
R[7:0] — Receive Bits [7:0]
The R[7:0] bits are receive bits [7:0] when using the 9-bit or 8-bit data format. Reset clears R[7:0].
T[7:0] — Transmit Bits [7:0]
The T[7:0] bits are transmit bits [7:0] when using the 9-bit or 8-bit data format. Reset clears T[7:0].
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
345
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
NOTE: If the value of T8 is the same as in the previous transmission, T8 does not have to be rewritten. The same value is transmitted until T8 is rewritten.
When using the 8-bit data format, only SCIDRL needs to be accessed.
When using 8-bit write instructions to transmit 9-bit data, write first to
SCIDRH, then to SCIDRL.
16.7.7 SCI Pullup and Reduced Drive Register
Address: SCI1 — 0x00cc_0008
SCI2 — 0x00cd_0008
Read:
Bit 7
Write:
SCISDOZ
6
0
5 4
RSVD5 RDPSCI
3
0
2
0
1 Bit 0
RSVD1 PUPSCI
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 16-10. SCI Pullup and Reduced Drive Register (SCIPURD)
Write: Anytime
SCISDOZ — SCI Stop in Doze Mode Bit
The SCISDOZ bit disables the SCI in doze mode.
1 = SCI disabled in doze mode
0 = SCI enabled in doze mode
RSVD[5:1] — Reserved
Writing to these read/write bits updates their values but has no effect on functionality.
RDPSCI — Reduced Drive Bit
This read/write bit controls the drive capability of TXD and RXD.
1 = Reduced TXD and RXD pin drive
0 = Full TXD and RXD pin drive
Technical Data
346 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Memory Map and Registers
PUPSCI — Pullup Enable Bit
This read/write bit enables the pullups on pins TXD and RXD. If a pin is programmed as an output, the pullup is disabled.
1 = TXD and RXD pullups enabled
0 = TXD and RXD pullups disabled
16.7.8 SCI Port Data Register
Address: SCI1 — 0x00cc_0009
SCI2 — 0x00cd_0009
Bit 7 6
Read:
Write:
Reset:
Pin function:
RSVD7
0
RSVD6
0
5
RSVD5
0
4
RSVD4 RSVD3
0
3
0
2
0
Figure 16-11. SCI Port Data Register (SCIPORT)
1
0
TXD
Bit 0
RSVD2 PORTSC1 PORTSC0
0
RXD
Read: Anytime; when DDRSCx = 0, its pin is configured as an input, and reading PORTSCx returns the pin level; when DDRSCx = 1, its pin is configured as an output, and reading PORTSCx returns the pin driver input level.
Write: Anytime; data stored in internal latch drives pin only if DDRSC bit = 1
RSVD[7:2] — Reserved
Writing to these read/write bits updates their values but has no effect on functionality.
PORTSC[1:0] — SCIPORT Data Bits
These are the read/write data bits of the SCI port.
NOTE: Writes to SCIPORT do not change the pin state when the pin is configured for SCI input.
To ensure correct reading of the SCI pin values from SCIPORT, always wait at least one cycle after writing to SCIDDR before reading SCIPORT.
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
347
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.7.9 SCI Data Direction Register
Address: SCI1 — 0x00cc_000a
SCI2 — 0x00cd_000a
Bit 7 6
Read:
Write:
RSVD7 RSVD6
5
RSVD5
4
RSVD4
3
RSVD3
2
RSVD2
1
DDRSC1
Bit 0
DDRSC0
Reset: 0 0 0 0 0 0 0
Figure 16-12. SCI Data Direction Register (SCIDDR)
0
Read: Anytime
Write: Anytime
RSVD[7:2] — Reserved
Writing to these read/write bits updates their values but has no effect on functionality.
DDRSC[1:0] — SCIPORT Data Direction Bits
These bits control the data direction of the SCIPORT pins. Reset clears DDRSC[1:0].
1 = Corresponding pin configured as output
0 = Corresponding pin configured as input
NOTE: When LOOPS = 0 and TE = RE = 1, the RXD pin is an input and the
TXD pin is an output regardless of the state of the DDRSC1 (TXD) and
DDRSC0 (RXD) bits.
Technical Data
348 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Functional Description
16.8 Functional Description
The SCI allows full-duplex, asynchronous, non-return-to-zero (NRZ) serial communication between the MCU and remote devices, including other MCUs. The SCI transmitter and receiver operate independently, although they use the same baud rate generator. The CPU monitors the status of the SCI, writes the data to be transmitted, and processes received data.
16.9 Data Format
The SCI uses the standard NRZ mark/space data format shown in
Each frame has a start bit, eight or nine data bits, and one or two stop bits. Clearing the M bit in SCCR1 configures the SCI for 10-bit frames.
Setting the M bit configures the SCI for 11-bit frames.
When the SCI is configured for 9-bit data, the ninth data bit is the T8 bit in SCI data register high (SCIDRH). It remains unchanged after transmission and can be used repeatedly without rewriting it. A frame with nine data bits has a total of 11 bits.
START
BIT BIT 0 BIT 1 BIT 2
10-BIT FRAME
M = 1 in SCICR1
BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 STOP
BIT
NEXT
START
BIT
START
BIT BIT 0 BIT 1 BIT 2
11-BIT FRAME
M = 1 IN SCICR1
BIT 3 BIT 4 BIT 5 BIT 6 BIT 7 BIT 8 STOP
BIT
NEXT
START
BIT
Figure 16-13. SCI Data Formats
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
349
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.10 Baud Rate Generation
A 13-bit modulus counter in the baud rate generator derives the baud rate for both the receiver and the transmitter. The value from 0 to 8191 written to SCIBDH and SCIBDL determines the system clock divisor.
The baud rate clock is synchronized with the bus clock and drives the receiver. The baud rate clock divided by 16 drives the transmitter. The receiver acquisition rate is 16 samples per bit time.
Baud rate generation is subject to two sources of error:
1. Integer division of the module clock may not give the exact target frequency.
2. Synchronization with the bus clock can cause phase shift.
SBR[12:0]
0x0012
0x0024
0x0036
0x003d
0x0048
0x006b
0x0008f
0x00d7
0x01ae
0x035b
0x06b7
0x0d6d
0x1adb
Table 16-4. Example Baud Rates
(System Clock = 33 MHz)
Receiver Clock
(Hz)
1,833,333.3
916,666.7
611,111.1
540,983.6
458,333.3
308,411.2
230,769.2
153,488.4
76,744.2
38,416.8
19,197.2
9,601.4
4,800.0
Transmitter Clock
(Hz)
114,583.3
57,291.7
38,194.4
33,811.4
28,645.8
19,275.7
14,423.1
95,93.0
4,796.5
2,401.0
1,199.8
600.1
300.0
Target
Baud Rate
115,200
57,600
38,400
33,600
28,800
19,200
14,400
9,600
4,800
2,400
1,200
600
300
Percent
Error
0.54
0.54
0.54
0.63
0.54
0.39
0.16
0.07
0.07
0.04
0.01
0.01
0
Technical Data
350 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Transmitter
16.11 Transmitter
IPBUS
SCI DATA REGISTER
SYSTEM
CLOCK
BAUD
DIVIDER
SBR[12:0]
÷
16
M
11-BIT TRANSMIT SHIFT REGISTER
H 8 7 6 5 4 3 2 1 0 L
LOOPS
LOOP
CONTROL
TO
RECEIVER
PIN BUFFER
AND CONTROL
WOMS
TXD
PIN
PE
PT
PARITY
GENERATION
TRANSMITTER CONTROL
TDRE
INTERRUPT
REQUEST
TC
INTERRUPT
REQUEST
TDRE
TIE
TC
TCIE
TE SBK
Figure 16-14. Transmitter Block Diagram
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
351
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.11.1 Frame Length
The transmitter can generate either 10-bit or 11-bit frames. In SCICR1, the M bit selects frame length, and the PE bit enables the parity function.
One data bit may be an address mark or an extra stop bit. All frames begin with a start bit and end with one or two stop bits. When transmitting
9-bit data, bit T8 in SCI data register high (SCIDRH) is the ninth bit
(bit 8).
Table 16-5. Example 10-Bit and 11-Bit Frames
M Bit
0
Frame
Length
10 bits
Start
Bit
1
1
1
1
Data
Bits
8
7
7
7
Parity
Bit
No
No
No
Yes
Address
Mark
(1)
No
No
Yes
No
Stop
Bit(s)
1 11 bits
1
1
1
1
1
1
9
8
8
8
7
7
No
No
No
Yes
No
Yes
No
No
Yes
No
Yes
No
1
2
1
1
2
2
1. When implementing a multidrop network using the SCI, the address mark bit is used to designate subsequent data frames as a network address and not device data.
1
2
1
1
Technical Data
352 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Transmitter
16.11.2 Transmitting a Frame
To begin an SCI transmission:
1. Configure the SCI: a.
Write a baud rate value to SCIBDH and SCIBDL.
b.
Write to SCICR1 to: i. Enable or disable loop mode and select the receiver feedback path ii. Select open-drain or wired-OR SCI outputs iii. Select 10-bit or 11-bit frames iv. Select the receiver wakeup condition: address mark or idle line v. Select idle line type vi. Enable or disable the parity function and select odd or even parity c.
Write to SCICR2 to: i. Enable or disable TDRE, TC, RDRF, and IDLE interrupt requests ii. Enable the transmitter and queue a break frame iii. Enable or disable the receiver iv. Put the receiver in standby if required
2. Transmit a byte: a.
Clear the TDRE flag by reading SCISR1 and, if sending 9-bit data, write the ninth data bit to SCDRH.
b.
Write the byte to be transmitted (or low-order 8 bits if sending
9-bit data) to SCIDRL.
3. Repeat step 2 for each subsequent transmission.
Writing the TE bit from 0 to 1 loads the transmit shift register with a preamble of 10 (if M = 0) or 11 (if M = 1) logic 1s. When the preamble shifts out, the SCI transfers the data from SCIDRH and SCIDRL to the transmit shift register. The transmit shift register prefaces the data with a 0 start bit and appends the data with a 1 stop bit and begins shifting out the frame.
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
353
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
The SCI sets the TDRE flag every time it transfers data from SCIDRH and SCIDRL to the transmit shift register. TDRE indicates that SCIDRH and SCIDRL can accept new data. If the TIE bit is set, TDRE generates an interrupt request.
NOTE: SCIDRH and SCIDRL transfer data to the transmit shift register and sets
TDRE 9/16ths of a bit time after the previous frame’s stop bit starts to shift out.
Hardware supports odd or even parity. When parity is enabled, the most significant data bit is the parity bit.
When the transmit shift register is not transmitting a frame, the TXD pin goes to the idle condition, logic 1. Clearing the TE bit while the transmitter is idle will return control of the TXD pin to the SCI data direction (SCIDDR) and SCI port (SCIPORT) registers.
If the TE bit is cleared while a transmission is in progress (while TC = 0), the frame in the transmit shift register continues to shift out. Then the
TXD pin reverts to being a general-purpose I/O pin even if there is data pending in the SCI data register. To avoid accidentally cutting off a message, always wait until TDRE is set after the last frame before clearing TE.
To separate messages with preambles with minimum idle line time, use this sequence between messages:
1. Write the last byte of the first message to SCIDRH and SCIDRL.
2. Wait until the TDRE flag is set, indicating the transfer of the last frame to the transmit shift register.
3. Queue a preamble by clearing and then setting the TE bit.
4. Write the first byte of the second message to SCIDRH and
SCIDRL.
When the SCI relinquishes the TXD pin, the SCIPORT and SCIDDR registers control the TXD pin.
To force TXD high when turning off the transmitter, set bit 1 of the SCI port register (SCIPORT) and bit 1 of the SCI data direction register
(SCIDDR). The TXD pin goes high as soon as the SCI relinquishes control of it.
Technical Data
354 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Transmitter
16.11.3 Break Frames
Setting the SBK bit in SCICR2 loads the transmit shift register with a break frame. A break frame contains all logic 0s and has no start, stop, or parity bit. Break frame length depends on the M bit in the SCICR1 register. As long as SBK is set, the SCI continuously loads break frames into the transmit shift register. After SBK is clear, the transmit shift register finishes transmitting the last break frame and then transmits at least one logic 1. The automatic logic 1 at the end of a break frame guarantees the recognition of the next start bit.
The SCI recognizes a break frame when a start bit is followed by eight or nine 0 data bits and a 0 where the stop bit should be. Receiving a break frame has these effects on SCI registers:
• Sets the FE flag
• Sets the RDRF flag
• Clears the SCIDRH and SCIDRL
• May set the OR flag, NF flag, PE flag, or the RAF flag
16.11.4 Idle Frames
An idle frame contains all logic 1s and has no start, stop, or parity bit. Idle frame length depends on the M bit in the SCICR1 register. The preamble is a synchronizing idle frame that begins the first transmission after writing the TE bit from 0 to 1.
If the TE bit is cleared during a transmission, the TXD pin becomes idle after completion of the transmission in progress. Clearing and then setting the TE bit during a transmission queues an idle frame to be sent after the frame currently being transmitted.
NOTE: When queueing an idle frame, return the TE bit to logic 1 before the stop bit of the current frame shifts out to the TXD pin. Setting TE after the stop bit appears on TXD causes data previously written to SCIDRH and
SCIDRL to be lost toggle TE for a queued idle frame while the TDRE flag is set and immediately before writing new data to SCIDRH and SCIDRL.
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
355
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.12 Receiver
IPBUS
RXD
FROM TXD OR
TRANSMITTER
LOOPS
RSRC
SCI DATA REGISTER
SBR[12:0]
SYSTEM
CLOCK
BAUD DIVIDER
DATA
RECOVERY
11-BIT RECEIVE SHIFT REGISTER
H 8 7 6 5 4 3 2 1 0 L
LOOP
CONTROL
RE
RAF
M
WAKE
ILT
WAKEUP
LOGIC
PE
PT
IDLE
INTERRUPT
REQUEST
RDRF/OR
INTERRUPT
REQUEST
PARITY
CHECKING
IDLE
ILIE
RDRF
OR
RIE
Figure 16-15. SCI Receiver Block Diagram
FE
NF
PE
R8
RWU
16.12.1 Frame Length
The receiver can handle either 8-bit or 9-bit data. The state of the M bit in SCICR1 selects frame length. When receiving 9-bit data, bit R8 in
SCIDRH is the ninth bit (bit 8).
16.12.2 Receiving a Frame
When the SCI receives a frame, the receive shift register shifts the frame in from the RXD pin.
Technical Data
356 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Receiver
After an entire frame shifts into the receive shift register, the data portion of the frame transfers to SCIDRH and SCIDRL. The RDRF flag is set, indicating that the received data can be read. If the RIE bit is also set,
RDRF generates an interrupt request.
16.12.3 Data Sampling
The receiver samples the RXD pin at the RT clock rate. The RT clock is an internal signal with a frequency 16 times the baud rate. To adjust for baud rate mismatch, the RT clock resynchronizes:
• After every start bit
• After the receiver detects a data bit change from logic 1 to logic 0
(after the majority of data bit samples at RT8, RT9, and RT10 returns a valid logic 1 and the majority of the next RT8, RT9, and
RT10 samples returns a valid logic 0)
To locate the start bit, data recovery logic does an asynchronous search for a 0 preceded by three 1s. When the falling edge of a possible start bit occurs, the RT clock begins to count to 16.
RXD
SAMPLES 1 1 1 1 1 1 1 1 0
START BIT
QUALIFICATION
RT CLOCK
RT CLOCK COUNT
RESET RT CLOCK
0 0
START BIT
0 0 0 0
START BIT
VERIFICATION
DATA
SAMPLING
Figure 16-16. Receiver Data Sampling
LSB
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
357
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
To verify the start bit and to detect noise, data recovery logic takes samples at RT3, RT5, and RT7.
Table 16-6. Start Bit Verification
RT3, RT5, and RT7 Samples
000
001
010
011
100
101
110
111
Start Bit Verification
Yes
Yes
Yes
No
Yes
No
No
No
Noise Flag
0
1
1
0
0
0
1
0
If start bit verification is not successful, the RT clock is reset and a new search for a start bit begins.
To determine the value of a data bit and to detect noise, recovery logic takes samples at RT8, RT9, and RT10.
Table 16-7. Data Bit Recovery
RT8, RT9, and RT10 Samples
000
001
010
011
100
101
110
111
Data Bit Determination
0
0
0
1
1
1
0
1
Noise Flag
0
1
1
1
1
1
1
0
NOTE: The RT8, RT9, and RT10 data samples do not affect start bit verification.
If any or all of the RT8, RT9, and RT10 samples are logic 1s following a successful start bit verification, the NF flag is set and the receiver interprets the bit as a start bit (logic 0).
Technical Data
358 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Receiver
The RT8, RT9, and RT10 samples also verify stop bits.
Table 16-8. Stop Bit Recovery
RT8, RT9, and RT10 Samples
000
001
010
011
100
101
110
111
Framing Error Flag
1
1
1
0
0
0
1
0
Noise Flag
0
1
1
1
1
1
1
0
In
, the verification samples RT3 and RT5 determine that the first low detected was noise and not the beginning of a start bit. The
RT clock is reset and the start bit search begins again. The NF flag is not set because the noise occurred before the start bit was verified.
RXD
SAMPLES 1 1 1 0 1 1 1 0 0 0
START BIT
0 0 0 0
LSB
RT CLOCK
RT CLOCK COUNT
RESET RT CLOCK
Figure 16-17. Start Bit Search Example 1
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
359
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
In
, noise is perceived as the beginning of a start bit although the RT3 sample is high. The RT3 sample sets the noise flag.
Although the perceived bit time is misaligned, the RT8, RT9, and RT10 data samples are within the bit time, and data recovery is successful.
RXD
SAMPLES 1 1 1 1 1 0 1 0
PERCEIVED START BIT
ACTUAL START BIT
0 0 0 0
LSB
RT CLOCK
RT CLOCK COUNT
RESET RT CLOCK
Figure 16-18. Start Bit Search Example 2
In
Figure 16-19 a large burst of noise is perceived as the beginning of a
start bit, although the RT5 sample is high. The RT5 sample sets the noise flag. Although this is a worst-case misalignment of perceived bit time, the data samples RT8, RT9, and RT10 are within the bit time and data recovery is successful.
RXD
SAMPLES 1 1 1 0 0 1
PERCEIVED START BIT
ACTUAL START BIT
0 0 0 0
LSB
RT CLOCK
RT CLOCK COUNT
RESET RT CLOCK
Technical Data
360
Figure 16-19. Start Bit Search Example 3
Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Receiver
Figure 16-20 shows the effect of noise early in the start bit time.
Although this noise does not affect proper synchronization with the start bit time, it does set the noise flag.
RXD
SAMPLES 1 1 1 1 1 1 1 1 1 0 1
PERCEIVED AND ACTUAL START BIT
0
LSB
RT CLOCK
RT CLOCK COUNT
RESET RT CLOCK
Figure 16-20. Start Bit Search Example 4
Figure 16-21 shows a burst of noise near the beginning of the start bit
that resets the RT clock. The sample after the reset is low but is not preceded by three high samples that would qualify as a falling edge.
Depending on the timing of the start bit search and on the data, the frame may be missed entirely or it may set the framing error flag.
RXD
SAMPLES 1 1 1 1 1 1 1 1 1 0 0 1
START BIT
NO START BIT FOUND
1 0 0 0 0 0 0 0 0
LSB
RT CLOCK
RT CLOCK COUNT
RESET RT CLOCK
Figure 16-21. Start Bit Search Example 5
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
361
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
In
Figure 16-22 a noise burst makes the majority of data samples RT8,
RT9, and RT10 high. This sets the noise flag but does not reset the RT clock. In start bits only, the RT8, RT9, and RT10 data samples are ignored.
LSB
RXD
SAMPLES 1 1 1 1 1 1 1 1 1 0 0 0
START BIT
0 1 0 1
RT CLOCK
RT CLOCK COUNT
RESET RT CLOCK
Figure 16-22. Start Bit Search Example 6
16.12.4 Framing Errors
If the data recovery logic does not detect a 1 where the stop bit should be in an incoming frame, it sets the FE flag in SCISR1. A break frame also sets the FE flag because a break frame has no stop bit. The FE flag is set at the same time that the RDRF flag is set.
16.12.5 Baud Rate Tolerance
A transmitting device may be operating at a baud rate below or above the receiver baud rate. Accumulated bit time misalignment can cause one of the RT8, RT9, and RT10 stop bit data samples to fall outside the stop bit. A noise error occurs if the samples are not all the same value.
If more than one of the samples is outside the stop bit, a framing error occurs. In most applications, the baud rate tolerance is much more than the degree of misalignment that is likely to occur.
As the receiver samples an incoming frame, it resynchronizes the RT clock on any valid falling edge within the frame. Resynchronization within frames corrects misalignments between transmitter bit times and receiver bit times.
Technical Data
362 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Receiver
16.12.5.1 Slow Data Tolerance
Figure 16-23 shows how much a slow received frame can be misaligned
without causing a noise error or a framing error. The slow stop bit begins at RT8 instead of RT1 but arrives in time for the stop bit data samples at
RT8, RT9, and RT10.
MMC2107 – Rev. 2.0
MOTOROLA
MSB STOP
RECEIVER
RT CLOCK
DATA
SAMPLES
Figure 16-23. Slow Data
For 8-bit data, sampling of the stop bit takes the receiver:
9 bit times
×
16 RT cycles + 10 RT cycles = 154 RT cycles.
With the misaligned data shown in
, the receiver counts
154 RT cycles at the point when the count of the transmitting device is:
9 bit times
×
16 RT cycles + 3 RT cycles = 147 RT cycles.
The maximum percent difference between the receiver count and the transmitter count for slow 8-bit data with no errors is:
154 –
154
147 ×
100 = 4.54%
For 9-bit data, sampling of the stop bit takes the receiver:
10 bit times
×
16 RT cycles + 10 RT cycles = 170 RT cycles.
With the misaligned data shown in
, the receiver counts
170 RT cycles at the point when the count of the transmitting device is:
10 bit times
×
16 RT cycles + 3 RT cycles = 163 RT cycles.
The maximum percent difference between the receiver count and the transmitter count for slow 9-bit data with no errors is:
170 – 163
--------------------------
170
×
100 = 4.12%
Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
363
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.12.5.2 Fast Data Tolerance
shows how much a fast received frame can be misaligned without causing a noise error or a framing error. The fast stop bit ends at
RT10 instead of RT16 but is still sampled at RT8, RT9, and RT10.
Technical Data
364
STOP IDLE OR NEXT FRAME
RECEIVER
RT CLOCK
DATA
SAMPLES
Figure 16-24. Fast Data
For 8-bit data, sampling of the stop bit takes the receiver:
9 bit times
×
16 RT cycles + 10 RT cycles = 154 RT cycles.
With the misaligned data shown in
, the receiver counts
154 RT cycles at the point when the count of the transmitting device is:
10 bit times
×
16 RT cycles = 160 RT cycles.
The maximum percent difference between the receiver count and the transmitter count for fast 8-bit data with no errors is:
154 – 160
--------------------------
154
×
100 = 3.90%
For 9-bit data, sampling of the stop bit takes the receiver:
10 bit times
×
16 RT cycles + 10 RT cycles = 170 RT cycles.
With the misaligned data shown in
, the receiver counts
170 RT cycles at the point when the count of the transmitting device is:
11 bit times
×
16 RT cycles = 176 RT cycles.
The maximum percent difference between the receiver count and the transmitter count for fast 9-bit data with no errors is:
170 – 176
--------------------------
170
×
100 = 3.53%
Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Receiver
16.12.6 Receiver Wakeup
So that the SCI can ignore transmissions intended only for other devices in multiple-receiver systems, the receiver can be put into a standby state. Setting the RWU bit in SCICR2 puts the receiver into a standby state during which receiver interrupts are disabled.
The transmitting device can address messages to selected receivers by including addressing information in the initial frame or frames of each message.
The WAKE bit in SCICR1 determines how the SCI is brought out of the standby state to process an incoming message. The WAKE bit enables either idle line wakeup or address mark wakeup.
16.12.6.1 Idle Input Line Wakeup (WAKE = 0)
When WAKE = 0, an idle condition on the RXD pin clears the RWU bit and wakes up the receiver. The initial frame or frames of every message contain addressing information. All receivers evaluate the addressing information, and receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its RWU bit and return to the standby state. The RWU bit remains set and the receiver remains on standby until another idle frame appears on the RXD pin.
Idle line wakeup requires that messages be separated by at least one idle frame and that no message contains idle frames.
The idle frame that wakes up the receiver does not set the IDLE flag or the RDRF flag.
The ILT bit in SCICR1 determines whether the receiver begins counting logic 1s as idle frame bits after the start bit or after the stop bit.
16.12.6.2 Address Mark Wakeup (WAKE = 1)
When WAKE = 1, an address mark clears the RWU bit and wakes up the receiver. An address mark is a 1 in the most significant data bit position.
The receiver interprets the data as address data. When using address mark wakeup, the MSB of all non-address data must be 0. User code must compare the address data to the receiver’s address and, if the
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
365
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2) addresses match, the receiver processes the frames that follow. If the addresses do not match, user code must put the receiver back to sleep by setting the RWU bit. The RWU bit remains set and the receiver remains on standby until another address frame appears on the RXD pin.
The address mark clears the RWU bit before the stop bit is received and sets the RDRF flag.
Address mark wakeup allows messages to contain idle frames but requires that the most significant byte (MSB) be reserved for address data.
NOTE: With the WAKE bit clear, setting the RWU bit after the RXD pin has been idle can cause the receiver to wake up immediately.
16.13 Single-Wire Operation
Normally, the SCI uses the TXD pin for transmitting and the RXD pin for receiving (LOOPS = 0, RSRC = X). In single-wire mode, the RXD pin is disconnected from the SCI and is available as a general-purpose I/O pin.
The SCI uses the TXD pin for both receiving and transmitting.
In single-wire mode (LOOPS = 1, RXRC = 1), setting the data direction bit for the TXD pin configures TXD as the output for transmitted data.
Clearing the data direction bit configures TXD as the input for received data.
Technical Data
366
TRANSMITTER TXD
TXD SCIDDR
BIT = 1
WOMS
RECEIVER RXD GENERAL-PURPOSE I/O
TRANSMITTER NC TXD
TXD SCIDDR
BIT = 0
RECEIVER RXD GENERAL-PURPOSE I/O
Figure 16-25. Single-Wire Operation (LOOPS = 1, RSRC = 1)
Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Loop Operation
Enable single-wire operation by setting the LOOPS bit and the RSRC bit in SCICR1. Setting the LOOPS bit disables the path from the RXD pin to the receiver. Setting the RSRC bit connects the receiver input to the output of the TXD pin driver. Both the transmitter and receiver must be enabled (TE = 1 and RE = 1).
The WOMS bit in the SCICR1 register configures the TXD pin for full
CMOS drive or for open-drain drive. WOMS controls the TXD pin in both normal operation and in single-wire operation. When WOMS is set, the
DDR bit for the TXD pin does not have to be cleared for transmitter to receive data.
16.14 Loop Operation
In loop mode (LOOPS = 1, RSRC = 0), the transmitter output goes to the receiver input. The RXD pin is disconnected from the SCI and is available as a general-purpose I/O pin.
Setting the DDR bit for the TXD pin connects the transmitter output to the
TXD pin. Clearing the data direction bit disconnects the transmitter output from the TXD pin.
TRANSMITTER TXD
TXD SCIDDR
BIT = 1 WOMS
RECEIVER RXD GENERAL-PURPOSE I/O
H
TRANSMITTER TXD
TXD SCIDDR
BIT = 0
WOMS
RECEIVER RXD GENERAL-PURPOSE I/O
Figure 16-26. Loop Operation (LOOPS = 1, RSRC = 0)
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
367
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Enable loop operation by setting the LOOPS bit and clearing the RSRC bit in SCICR1. Setting the LOOPS bit disables the path from the RXD pin to the receiver. Clearing the RSRC bit connects the transmitter output to the receiver input. Both the transmitter and receiver must be enabled
(TE = 1 and RE = 1).
The WOMS bit in SCICR1 configures the TXD pin for full CMOS drive or for open-drain drive. WOMS controls the TXD pin during both normal operation and loop operation.
16.15 I/O Ports
The SCIPORT register is associated with two pins:
• The TXD pin is connected to SCIPORT1.
• The RXD pin is connected to SCIPORT0.
The SCI data direction register (SCIDDR) configures the pins as inputs or outputs. The SCI pullup and reduced drive register (SCIPURD) controls pin drive capability and enables or disables pullups. The WOMS bit in SCICR1 configures output ports as full CMOS drive outputs or as open-drain outputs.
Table 16-9. SCI Port Control Summary
Pullup Enable Control
Register Bit
Reset
State
Reduced Drive Control
Register Bit
Reset
State
SCIPURD PUPSCI 0 SCIPURD RDPSCI 0
Wired-OR Mode Control
Register Bit
Reset
State
SCICR1 WOMS
CMOS drive
Technical Data
368 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
Reset
16.16 Reset
Reset initializes the SCI registers to a known startup state as described in
.
16.17 Interrupts
lists the five interrupt requests associated with each SCI module.
Table 16-10. SCI Interrupt Request Sources
Source
Transmitter
Receiver
Flag
TDRE
TC
RDRF
OR
IDLE
Enable Bit
TIE
TCIE
RIE
RIE
ILIE
16.17.1 Transmit Data Register Empty
The TDRE flag is set when the transmit shift register receives a byte from the SCI data register. It signals that SCIDRH and SCIDRL are empty and can receive new data to transmit. If the TIE bit in SCICR2 is also set,
TDRE generates an interrupt request. Clear TDRE by reading SCISR1 and then writing to SCIDRL. Reset sets TDRE.
16.17.2 Transmission Complete
The TC flag is set when TDRE = 1 and no data, preamble, or break frame is being transmitted. It signals that no transmission is in progress.
If the TCIE bit is set in SCICR2, TC generates an interrupt request.
When TC is set, the TXD pin is idle (logic 1). TC is cleared automatically when a data, preamble, or break frame is queued. Clear TC by reading
SCISR1 with TC set and then writing to the SCIDRL register. TC cannot be cleared while a transmission is in progress.
MMC2107 – Rev. 2.0
MOTOROLA Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
369
Freescale Semiconductor, Inc.
Serial Communications Interface Modules (SCI1 and SCI2)
16.17.3 Receive Data Register Full
The RDRF flag is set when the data in the receive shift register transfers to SCIDRH and SCIDRL. It signals that the received data is available to be read. If the RIE bit is set in SCICR2, RDRF generates an interrupt request. Clear RDRF by reading SCISR1 and then reading SCIDRL.
16.17.4 Idle Receiver Input
The IDLE flag is set when 10 (if M = 0) or 11 (if M = 1) consecutive logic 1s appear on the receiver input. This signals an idle condition on the receiver input. If the ILIE bit in SCICR2 is set, IDLE generates an interrupt request. Once IDLE is cleared, a valid frame must again set the
RDRF flag before an idle condition can set the IDLE flag. Clear IDLE by reading SCISR1 with IDLE set and then reading SCIDRL.
16.17.5 Overrun
The OR flag is set if data is not read from SCIDRL before the receive shift register receives the stop bit of the next frame. This signals a receiver overrun condition. If the RIE bit in SCICR2 is set, OR generates an interrupt request. The data in the shift register is lost, but the data already in SCIDRH and SCIDRL is not affected. Clear OR by reading
SCISR1 and then reading SCIDRL.
Technical Data
370 Serial Communications Interface Modules (SCI1 and SCI2)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 17. Serial Peripheral Interface Module (SPI)
17.1 Contents
MMC2107 – Rev. 2.0
MOTOROLA
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .373
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 373
Signal Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 374
MISO (Master In/Slave Out) . . . . . . . . . . . . . . . . . . . . . . . . 374
MOSI (Master Out/Slave In) . . . . . . . . . . . . . . . . . . . . . . . . 374
SCK (Serial Clock) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 375
SS (Slave Select) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 375
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 375
SPI Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 376
SPI Control Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 378
SPI Baud Rate Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 379
SPI Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 381
SPI Data Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 382
SPI Pullup and Reduced Drive Register . . . . . . . . . . . . . . 383
SPI Port Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . .384
SPI Port Data Direction Register . . . . . . . . . . . . . . . . . . . . 385
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 386
Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387
Slave Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 387
Transmission Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . 388
Transfer Format When CPHA = 1 . . . . . . . . . . . . . . . . . 388
Transfer Format When CPHA = 0 . . . . . . . . . . . . . . . . . 390
SPI Baud Rate Generation. . . . . . . . . . . . . . . . . . . . . . . . . 393
Slave-Select Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 393
Bidirectional Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 394
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
371
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Error Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .395
Write Collision Error . . . . . . . . . . . . . . . . . . . . . . . . . . . .395
Mode Fault Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 395
Low-Power Mode Options . . . . . . . . . . . . . . . . . . . . . . . . . 396
Run Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 396
Doze Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 396
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 396
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 397
17.10.1 SPI Interrupt Flag (SPIF) . . . . . . . . . . . . . . . . . . . . . . . . . . 397
17.10.2 Mode Fault (MODF) Flag . . . . . . . . . . . . . . . . . . . . . . . . . . 397
17.2 Introduction
The serial peripheral interface (SPI) module allows full-duplex, synchronous, serial communication between the microcontroller unit
(MCU) and peripheral devices. Software can poll the SPI status flags or
SPI operation can be interrupt driven.
17.3 Features
Features include:
• Master mode and slave mode
• Wired-OR mode
• Slave-select output
• Mode fault error flag with central processor unit (CPU) interrupt capability
• Double-buffered operation
• Serial clock with programmable polarity and phase
• Control of SPI operation during doze mode
• Reduced drive control for lower power consumption
Technical Data
372 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Modes of Operation
17.4 Modes of Operation
The SPI functions in these three modes:
1. Run mode — Run mode is the normal mode of operation.
2. Doze mode — Doze mode is a configurable low-power mode.
3. Stop mode — The SPI is inactive in stop mode.
17.5 Block Diagram
SPE
MSTR
SPI
INTERRUPT
REQUEST
SPI CLOCK
2
BAUD RATE GENERATOR
4 8
DIVIDER
16 32 64 128 256
BAUD RATE SELECT
SPIE
CLOCK
CONTROL
WCOL
SPIF
MODF
LSBFE
SPI
CONTROL
SHIFT
CONTROL
SHIFT REGISTER
MSB LSB
SPPR[6:4] SPR[2:0]
MSTR
CPOL
CPHA
SPISDOZ
SPI DATA REGISTER
IP INTERFACE
Figure 17-1. SPI Block Diagram
PIN
CONTROL
MSTR
SWOM
SSOE
SPC0
PUPSP
RDPSP
DDRSP[7:0]
MISO
MOSI
SCK
SS
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
373
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
17.6 Signal Description
An overview of the signals is provided in
.
Name
MISO
MOSI
SCK
SS
Port
Table 17-1. Signal Properties
SPIPORT0
SPIPORT1
SPIPORT2
SPIPORT3
Function
(1)
Master data in/slave data out
Master data out/slave data in
Serial clock
Slave select
Reset State
0
0
0
0
1. The SPI ports (MISO, MOSI, SCK, and SS) are general-purpose I/O ports when the SPI is disabled (SPE = 0).
17.6.1 MISO (Master In/Slave Out)
MISO is one of the two SPI data pins.
In master mode, MISO is the data input. In slave mode, MISO is the data output and is three-stated until a master drives the SS input pin low.
In bidirectional mode, a slave MISO pin is the SISO pin (slave in/slave out).
In a multiple-master system, all MISO pins are tied together.
17.6.2 MOSI (Master Out/Slave In)
MOSI is one of the two SPI data pins.
In master mode, MOSI is the data output. In slave mode, MOSI is the data input.
In bidirectional mode, a master MOSI pin is the MOMI pin (master out/master in).
In a multiple-master system, all MOSI pins are tied together.
Technical Data
374 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Memory Map and Registers
17.6.3 SCK (Serial Clock)
The SCK pin is the serial clock pin for synchronizing transmissions between master and slave devices. In master mode, SCK is an output.
In slave mode, SCK is an input.
In a multiple-master system, all SCK pins are tied together.
17.6.4 SS (Slave Select)
In master mode, the SS pin can be:
• A mode-fault input
• A general-purpose input
• A general-purpose output
• A slave-select output
In slave mode, the SS pin is always a slave-select input.
17.7 Memory Map and Registers
Table 17-2 shows the SPI memory map.
NOTE: Reading reserved addresses (0x00cb_004 and 0x00cb_0009 through
0x00cb_000b) and unimplemented addresses (0x00cb_000c through
0x00cb_000f) returns 0s. Writing to unimplemented addresses has no effect. Accessing unimplemented addresses does not generate an error response.
Table 17-2. SPI Memory Map
Address
0x00cb_0000
0x00cb_0001
0x00cb_0002
0x00cb_0003
0x00cb_0005
0x00cb_0006
0x00cb_0007
0x00cb_0008
Bits 7–0
SPI control register 1 (SPICR1)
SPI control register 2 (SPICR2)
SPI baud rate register (SPIBR)
SPI status register (SPISR)
SPI data register (SPIDR)
SPI pullup and reduced drive register (SPIPURD)
SPI port data register (SPIPORT)
SPI port data direction register (SPIDDR)
Access
(1)
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
1. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
375
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
17.7.1 SPI Control Register 1
Address: 0x00cb_0000
Bit 7 6
Read:
Write:
Reset:
SPIE SPE
5
SWOM
4
MSTR
3
CPOL
2
CPHA
1
SSOE
0 0 0 0 0 1
Figure 17-2. SPI Control Register 1 (SPICR1)
0
Bit 0
LSBFE
0
Read: Anytime
Write: Anytime
SPIE — SPI Interrupt Enable Bit
The SPIE bit enables the SPIF and MODF flags to generate interrupt requests. Reset clears SPIE.
1 = SPIF and MODF interrupt requests enabled
0 = SPIF and MODF interrupt requests disabled
SPE — SPI System Enable Bit
The SPE bit enables the SPI and dedicates SPI port pins [3:0] to SPI functions. When SPE is clear, the SPI system is initialized but in a low-power disabled state. Reset clears SPE.
1 = SPI enabled
0 = SPI disabled
SWOM — SPI Wired-OR Mode Bit
The SWOM bit configures the output buffers of SPI port pins [3:0] as open-drain outputs. SWOM controls SPI port pins [3:0] whether they are SPI outputs or general-purpose outputs. Reset clears SWOM.
1 = Output buffers of SPI port pins [3:0] open-drain
0 = Output buffers of SPI port pins [3:0] CMOS drive
Technical Data
376 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Memory Map and Registers
MSTR — Master Bit
The MSTR bit selects SPI master mode or SPI slave mode operation.
Reset clears MSTR.
1 = Master mode
0 = Slave mode
CPOL — Clock Polarity Bit
The CPOL bit selects an inverted or non-inverted SPI clock. To transmit data between SPI modules, the SPI modules must have identical CPOL values. Reset clears CPOL.
1 = Active-low clock; SCK idles high
0 = Active-high clock; SCK idles low
CPHA — Clock Phase Bit
The CPHA bit delays the first edge of the SCK clock. Reset sets
CPHA.
1 = First SCK edge at start of transmission
0 = First SCK edge 1/2 cycle after start of transmission
SSOE — Slave Select Output Enable Bit
The SSOE bit and the DDRSP3 bit configure the SS pin as a general-purpose input or a slave-select output. Reset clears SSOE.
Table 17-3. SS Pin I/O Configurations
DDRSP3 SSOE
0 0
Master Mode
Mode-fault input
0
1
1
1
0
1
General-purpose input
General-purpose output
Slave-select output
Slave Mode
Slave-select input
Slave-select input
Slave-select input
Slave-select input
NOTE: Setting the SSOE bit disables the mode fault detect function.
LSBFE — LSB-First Enable Bit
The LSBFE enables data to be transmitted LSB first. Reset clears
LSBFE.
1 = Data transmitted LSB first.
0 = Data transmitted MSB first
NOTE: In SPIDR, the MSB is always bit 7 regardless of the LSBFE bit.
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
377
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
17.7.2 SPI Control Register 2
Address: 0x00cb_0001
Bit 7
0 Read:
Write:
Reset: 0
6
0
0
5
0
4
0
3
0
2
0
1 Bit 0
SPISDOZ SPC0
0 0 0 1 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 17-3. SPI Control Register 2 (SPICR2)
Read: Anytime
Write: Anytime; writing to unimplemented bits has no effect
SPISDOZ — SPI Stop in Doze Bit
The SPIDOZ bit stops the SPI clocks when the CPU is in doze mode.
Reset clears SPISDOZ.
1 = SPI inactive in doze mode
0 = SPI active in doze mode
SPC0 — Serial Pin Control Bit 0
The SPC0 bit enables the bidirectional pin configurations shown in
Table 17-4 . Reset clears SPC0.
Table 17-4. Bidirectional Pin Configurations
A
Pin Mode SPC0 MSTR MISO Pin
(1)
MOSI Pin
(2)
0 Slave data output Slave data input
B
Normal 0
1
SCK Pin
(3)
SCK input
Master data input Master data output SCK output
SS Pin
(4)
Slave-select input
MODF input (DDRSP3 = 0) or GP output (DDRSP3 = 1)
C
D
Bidirectional 1
0
1
Slave data I/O
GP I/O
GP
(5)
I/O
Master data I/O
SCK input
SCK output
Slave-select input
MODF input (DDRSP3 = 0) or GP output (DDRSP3 = 1)
1. Slave output is enabled if SPIDDR bit 0 = 1, SS = 0, and MSTR = 0 (A, C).
2. Master output is enabled if SPIDDR bit 1 = 1 and MSTR = 1 (B, D).
3. SCK output is enabled if SPIDDR bit 2 = 1 and MSTR = 1 (B, D).
4. SS output is enabled if SPIDDR bit 3 = 1, SPICR1 bit 1 (SSOE) = 1, and MSTR = 1 (B, D).
5. GP = General-purpose
Technical Data
378 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Memory Map and Registers
17.7.3 SPI Baud Rate Register
Address: 0x00cb_0002
Bit 7
0
6
Read:
Write:
Reset: 0
SPPR6 SPPR5 SPPR4
0
5
0
4
0
3
0
2
SPR2
1
SPR1
Bit 0
SPR0
0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 17-4. SPI Baud Rate Register (SPIBR)
Read: Anytime
Write: Anytime; writing to unimplemented bits has no effect
SPPR[6:4] — SPI Baud Rate Preselection Bits
The SPPR[6:4] and SPR[2:0] bits select the SPI clock divisor as shown in
Table 17-5 . Reset clears SPPR[6:4] and SPR[2:0], selecting
an SPI clock divisor of 2.
SPR[2:0] — SPI Baud Rate Bits
The SPPR[6:4] and SPR[2:0] bits select the SPI clock divisor as shown in
Table 17-5 . Reset clears SPPR[6:4] and SPR[2:0], selecting
an SPI clock divisor of 2.
NOTE: Writing to SPIBR during a transmission may cause spurious results.
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
379
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
SPPR[6:4] SPR[2:0]
011
011
011
011
011
011
011
011
010
010
010
010
010
010
010
010
001
001
001
001
001
001
001
001
000
000
000
000
000
000
000
000
Table 17-5. SPI Baud Rate Selection (33-MHz Module Clock)
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
Baud Rate
5.5 MHz
2.75 MHz
1.375 MHz
687.5 kHz
343.75 kHz
171.88 kHz
85.94 kHz
42.97 kHz
4.13 MHz
2.06 MHz
1.03 MHz
515.63 kHz
257.81 kHz
128.91 kHz
64.45 kHz
32.23 kHz
16.5 MHz
8.25 MHz
4.125 MHz
2.06 MHz
1.03 MHz
515.62 kHz
257.81 kHz
128.9 kHz
8.25 MHz
4.12 MHz
2.06 MHz
1.03 MHz
515.62 kHz
257.81 kHz
128.9 kHz
64.45 kHz
32
64
128
256
384
768
8
16
512
1024
24
48
96
192
256
512
6
12
16
32
64
128
128
256
4
8
SPI Clock
Divisor
2
4
8
16
32
64
SPPR[6:4] SPR[2:0]
896
1792
16
32
64
128
256
512
1024
2048
768
1536
14
28
56
112
224
448
640
1280
12
24
48
96
192
384
SPI Clock
Divisor
10
20
40
80
160
320
111
111
111
111
111
111
111
111
110
110
110
110
110
110
110
110
101
101
101
101
101
101
101
101
100
100
100
100
100
100
100
100
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
000
001
010
011
Baud Rate
2.36 MHz
1.18 MHz
589.29 kHz
296.64 kHz
147.32 kHz
73.66 kHz
36.83 kHz
18.42 kHz
2.06 MHz
1.03 MHz
515.63 kHz
257.81 kHz
128.91 kHz
64.45 kHz
32.23 kHz
16.11 kHz
3.3 MHz
1.65 MHz
825 MHz
412.5 kHz
206.25 kHz
103.13 kHz
51.56 kHz
25.78 kHz
2.75 MHz
1.375 MHz
687.5 kHz
343.75 kHz
171.88 kHz
85.94 kHz
42.97 kHz
21.48 kHz
Technical Data
380 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Memory Map and Registers
17.7.4 SPI Status Register
Address: 0x00cb_0003
Bit 7
Read: SPIF
6
WCOL
Write:
Reset: 0 0
5
0
0
4
MODF
0
3
0
0
2
0
0
1
0
0
Bit 0
0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 17-5. SPI Status Register (SPISR)
Read: Anytime
Write: Has no meaning or effect
SPIF — SPI Interrupt Flag
The SPIF flag is set after the eighth SCK cycle in a transmission when received data transfers from the shift register to SPIDR. If the SPIE bit is also set, SPIF generates an interrupt request. Once SPIF is set, no new data can be transferred into SPIDR until SPIF is cleared. Clear
SPIF by reading SPISR with SPIF set and then accessing SPIDR.
Reset clears SPIF.
1 = New data available in SPIDR
0 = No new data available in SPIDR
WCOL — Write Collision Flag
The WCOL flag is set when software writes to SPIDR during a transmission. Clear WCOL by reading SPISR with WCOL set and then accessing SPIDR. Reset clears WCOL.
1 = Write collision
0 = No write collision
MODF — Mode Fault Flag
The MODF flag is set when the SS pin of a master SPI is driven low and the SS pin is configured as a mode-fault input. If the SPIE bit is also set, MODF generates an interrupt request. A mode fault clears the SPE, MSTR, and DDRSP[2:0] bits. Clear MODF by reading
SPISR with MODF set and then writing to SPICR1. Reset clears
MODF.
1 = Mode fault
0 = No mode fault
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
381
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
17.7.5 SPI Data Register
Address: 0x00cb_0005
Bit 7
Read:
Write:
BIT 7
6
6
Reset: 0 0
5
5
0
4
4
0
3
3
0
2
2
0
Figure 17-6. SPI Data Register (SPIDR)
1
1
0
Bit 0
BIT 0
0
Read: Anytime; normally read only after SPIF is set
Write: Anytime; see WCOL
SPIDR is both the input and output register for SPI data. Writing to
SPIDR while a transmission is in progress sets the WCOL flag and disables the attempted write. Read SPIDR after the SPIF flag is set and before the end of the next transmission. If the SPIF flag is not serviced before a new byte enters the shift register, the new byte and any successive bytes are lost. The byte already in the SPIDR remains there until SPIF is serviced.
Technical Data
382 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Memory Map and Registers
17.7.6 SPI Pullup and Reduced Drive Register
Address: 0x00cb_0006
Read:
Write:
Bit 7
0
6
0
5 4
RSVD5 RDPSP
3
0
2
0
1 Bit 0
RSVD1 PUPSP
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 17-7. SPI Pullup and Reduced Drive Register (SPIPURD)
Read: Anytime
Write: Anytime; writing to unimplemented bits has no effect
RSVD5 and RSVD1 — Reserved
Writing to these read/write bits updates their values but has no effect on functionality.
RDPSP — SPI Port Reduced Drive Control Bit
1 = Reduced drive capability on SPIPORT bits [7:4]
0 = Full drive enabled on SPIPORT bits [7:4]
PUPSP — SPI Port Pullup Enable Bit
1 = Pullup devices enabled for SPIPORT bits [3:0]
0 = Pullup devices disabled for SPIPORT bits [3:0]
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
383
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
17.7.7 SPI Port Data Register
Address: 0x00cb_0007
Bit 7
Read:
Write:
RSVD7
6 5
RSVD6 RSVD5
Reset:
Pin function:
4 3 2 1
0 0 0 0 0
SS
0
SCK
0
MOSI/
MOMI
Figure 17-8. SPI Port Data Register (SPIPORT)
Bit 0
RSVD4 PORTSP3 PORTSP2 PORTSP1 PORTSP0
0
MISO/
SISO
Read: Anytime
Write: Anytime
RSVD[7:4] — Reserved
Writing to these read/write bits updates their values but has no effect on functionality.
PORTSP[3:0] — SPI Port Data Bits
Data written to SPIPORT drives pins only when they are configured as general-purpose outputs.
Reading an input (DDRSP bit clear) returns the pin level; reading an output (DDRSP bit set) returns the pin driver input level.
Writing to any of the PORTSP[3:0] pins does not change the pin state when the pin is configured for SPI output.
SPIPORT I/O function depends upon the state of the SPE bit in
SPICR1 and the state the DDRSP bits in SPIDDR.
Table 17-6. SPI Port Summary
Pullup Enable Control
Register
SPIPURD
Bit
PUPSP
Reduced Drive Control
Wired-OR
Mode Control
Reset
State
0
Register Bit
Reset
State
Register Bit
Reset
State
SPIPURD RDPSP[1:0] Full drive SPICR1 SWOM Normal
Technical Data
384 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Memory Map and Registers
17.7.8 SPI Port Data Direction Register
Address: 0x00cb_0008
Bit 7
Read:
Write:
RSVD7
6
RSVD6
5
RSVD5
4
RSVD4
3
DDRSP3
2
DDRSP2
1
DDRSP1
Bit 0
DDRSP0
Reset:
Pin function:
0 0 0 0 0
SS
0
SCK
0
MOSI/
MOMI
Figure 17-9. SPI Port Data Direction Register (SPIDDR)
0
MISO/
SISO
Read: Anytime
Write: Anytime
RSVD[7:4] — Reserved
Writing to these read/write bits updates their values but has no effect on functionality.
DDRSP[3:0] — Data Direction Bits
The DDRSP[3:0] bits control the data direction of SPIPORT pins.
Reset clears DDRSP[3:0].
1 = Corresponding pin configured as output
0 = Corresponding pin configured as input
In slave mode, DDRSP3 has no meaning or effect. In master mode,
DDRSP3 determines whether SPI port pin 3 is a mode-fault input, a general-purpose output, or a slave-select output.
NOTE: When the SPI is enabled (SPE = 1), the MISO, MOSI, and SCK pins:
• Are inputs if their SPI functions are input functions regardless of the state of their DDRSP bits.
• Are outputs if their SPI functions are output functions only if their
DDRSP bits are set.
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
385
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
17.8 Functional Description
The SPI module allows full-duplex, synchronous, serial communication between the MCU and peripheral devices. Software can poll the SPI status flags or SPI operation can be interrupt driven.
Setting the SPE bit in SPICR1 enables the SPI and dedicates four SPI port pins to SPI functions:
• Slave select (SS)
• Serial clock (SCK)
• Master out/slave in (MOSI)
• Master in/slave out (MISO)
When the SPE bit is clear, the SS, SCK, MOSI, and MISO pins are general-purpose I/O pins controlled by SPIDDR.
The 8-bit shift register in a master SPI is linked by the MOSI and MISO pins to the 8-bit shift register in the slave. The linked shift registers form a distributed 16-bit register. In an SPI transmission, the SCK clock from the master shifts the data in the 16-bit register eight bit positions, and the master and slave exchange data. Data written to the master SPIDR register is the output data to the slave. After the exchange, data read from the master SPIDR is the input data from the slave.
SPIDR
SHIFT REGISTER
BAUD RATE
GENERATOR
MASTER SPI
MISO
MOSI
SCK
SS
V
DD
MISO
MOSI
SCK
SS
Figure 17-10. Full-Duplex Operation
SPIDR
SHIFT REGISTER
SLAVE SPI
Technical Data
386 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Functional Description
17.8.1 Master Mode
Setting the MSTR bit in SPICR1 puts the SPI in master mode. Only a master SPI can initiate a transmission. Writing to the master SPIDR begins a transmission. If the shift register is empty, the byte transfers to the shift register and begins shifting out on the MOSI pin under the control of the master SCK clock. The SCK clock starts one-half SCK cycle after writing to SPIDR.
The SPR[2:0] and SPPR[6:4] bits in SPIBR control the baud rate generator and determine the speed of the shift register. The SCK pin is the SPI clock output. Through the SCK pin, the baud rate generator of the master controls the shift register of the slave.
The MSTR bit in SPICR1 and the SPC0 bit in SPICR2 control the function of the data pins, MOSI and MISO.
The SS pin is normally an input that remains in the inactive high state.
Setting the DDRSP3 bit in SPIDDR configures SS as an output. The
DDRSP3 bit and the SSOE bit in SPICR1 can configure SS for general-purpose I/O, mode fault detection, or slave selection.
See
.
The SS output goes low during each transmission and is high when the
SPI is in the idle state. Driving the master SS input low sets the MODF flag in SPISR, indicating a mode fault. More than one master may be trying to drive the MOSI and SCK lines simultaneously. A mode fault clears the data direction bits of the MISO, MOSI (or MOMI), and SCK pins to make them inputs. A mode fault also clears the SPE and MSTR bits in SPICR1. If the SPIE bit is also set, the MODF flag generates an interrupt request.
17.8.2 Slave Mode
MMC2107 – Rev. 2.0
MOTOROLA
Clearing the MSTR bit in SPICR1 puts the SPI in slave mode. The SCK pin is the SPI clock input from the master, and the SS pin is the slave-select input. For a transmission to occur, the SS pin must be driven low and remain low until the transmission is complete.
The MSTR bit and the SPC0 bit in SPICR2 control the function of the data pins, MOSI and MISO. The SS input also controls the MISO pin. If
SS is low, the MSB in the shift register shifts out on the MISO pin. If SS
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
387
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI) is high, the MISO pin is in a high impedance state, and the slave ignores the SCK input.
NOTE: When using peripherals with full-duplex capability, do not simultaneously enable two receivers that drive the same MISO output line.
As long as only one slave drives the master input line, it is possible for several slaves to receive the same transmission simultaneously.
If the CPHA bit in SPICR1 is clear, odd-numbered edges on the SCK input latch the data on the MOSI pin. Even-numbered edges shift the data into the LSB position of the SPI shift register and shift the MSB out to the MISO pin.
If the CPHA bit is set, even-numbered edges on the SCK input latch the data on the MOSI pin. Odd-numbered edges shift the data into the LSB position of the SPI shift register and shift the MSB out to the MISO pin.
The transmission is complete after the eighth shift. The received data transfers to SPIDR, setting the SPIF flag in SPISR.
17.8.3 Transmission Formats
The CPHA and CPOL bits in SPICR1 select one of four combinations of serial clock phase and polarity. Clock phase and polarity must be identical for the master SPI device and the communicating slave device.
17.8.3.1 Transfer Format When CPHA = 1
Some peripherals require the first SCK edge to occur before the slave
MSB becomes available at its MISO pin. When the CPHA bit is set, the master SPI waits for a synchronization delay of one-half SCK clock cycle. Then it issues the first SCK edge at the beginning of the transmission. The first edge causes the slave to transmit its MSB to the
MISO pin of the master. The second edge and the following even-numbered edges latch the data. The third edge and the following odd-numbered edges shift the latched slave data into the master shift register and shift master data out on the master MOSI pin.
Technical Data
388 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Functional Description
After the 16th and final SCK edge:
• Data that was in the master SPIDR register is in the slave SPIDR.
Data that was in the slave SPIDR register is in the master SPIDR.
• The SCK clock stops and the SPIF flag in SPISR is set, indicating that the transmission is complete. If the SPIE bit in SPCR1 is set,
SPIF generates an interrupt request.
Figure 17-11 shows the timing of a transmission with the CPHA bit set.
The SS pin of the master must be either high or configured as a general-purpose output not affecting the SPI.
BEGIN TRANSMISSION
SCK (CPOL = 0)
END TRANSMISSION
SCK (CPOL = 1)
SAMPLE INPUT
MOSI/MISO
CHANGE OUTPUT
MOSI PIN
CHANGE OUTPUT
MISO PIN
SS PIN OUTPUT
MASTER ONLY
SLAVE SS PIN
MSB FIRST (LSBFE = 0):
LSB FIRST (LSBFE = 1): t
L
MSB
LSB
BIT 6
BIT 1
BIT 5
BIT 2
BIT 4
BIT 3
BIT 3
BIT 4
Legend: t
L
= Minimum leading time before the first SCK edge t
T
= Minimum trailing time after the last SCK edge t
I
= Minimum idling time between transmissions (minimum SS high time) t
L
, t
T
, and t
I
are guaranteed for master mode and required for slave mode.
BIT 2
BIT 5
BIT 1
BIT 6
Figure 17-11. SPI Clock Format 1 (CPHA = 1)
LSB
MSB t
T t
I t
L
MINIMUM 1/2 SCK
FOR t
T
, t
L
, t l
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
389
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
When CPHA = 1, the slave SS line can remain low between bytes. This format is good for systems with a single master and a single slave driving the MISO data line.
Writing to SPIDR while a transmission is in progress sets the WCOL flag to indicate a write collision and inhibits the write. WCOL does not generate an interrupt request; the SPIF interrupt request comes at the end of the transfer that was in progress at the time of the error.
17.8.3.2 Transfer Format When CPHA = 0
In some peripherals, the slave MSB is available at its MISO pin as soon as the slave is selected. When the CPHA bit is clear, the master SPI delays its first SCK edge for half a SCK cycle after the transmission starts. The first edge and all following odd-numbered edges latch the slave data. Even-numbered SCK edges shift slave data into the master shift register and shift master data out on the master MOSI pin.
After the 16th and final SCK edge:
• Data that was in the master SPIDR is in the slave SPIDR. Data that was in the slave SPIDR is in the master SPIDR.
• The SCK clock stops and the SPIF flag in SPISR is set, indicating that the transmission is complete. If the SPIE bit in SPCR1 is set,
SPIF generates an interrupt request.
Figure 17-12 shows the timing of a transmission with the CPHA bit clear.
The SS pin of the master must be either high or configured as a general-purpose output not affecting the SPI.
Technical Data
390 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Functional Description
BEGIN TRANSMISSION
SCK (CPOL = 0)
END TRANSMISSION
SCK (CPOL = 1)
SAMPLE INPUT
MOSI/MISO
CHANGE OUTPUT
MOSI PIN
CHANGE OUTPUT
MISO PIN
SS PIN OUTPUT
MASTER ONLY
SLAVE SS PIN
MSB FIRST (LSBFE = 0):
LSB FIRST (LSBFE = 1): t
L
MSB
LSB
Bit 6
Bit 1
Bit 5
Bit 2
Bit 4
Bit 3
Bit 3
Bit 4
Bit 2
Bit 5
Bit 1
Bit 6
Legend: t
L
= Minimum leading time before the first SCK edge t
T
= Minimum trailing time after the last SCK edge t
I
= Minimum idling time between transmissions (minimum SS high time) t
L
, t
T
, and t
I
are guaranteed for master mode and required for slave mode.
Figure 17-12. SPI Clock Format 0 (CPHA = 0)
LSB
MSB t
T t
I t
L
MINIMUM 1/2 SCK
FOR t
T
, t
L
, t l
When CPHA = 0, the slave SS pin must be negated and reasserted between bytes.
NOTE: Clock skew between the master and slave can cause data to be lost when:
• CPHA = 0, and,
• The baud rate is the SPI clock divided by two, and
• The master SCK frequency is half the slave SPI clock frequency, and
• Software writes to the slave SPIDR just before the synchronized
SS signal goes low.
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
391
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Technical Data
392
SCK (CPOL = 0)
SCK (CPOL = 1)
SAMPLE I
MOSI/MISO
CHANGE O
MOSI PIN
CHANGE O
MISO PIN
SS PIN (I)
SPI CLOCK
SS SYNCHRONIZED
TO SPI CLOCK
MISO PIN
SPIDR WRITE
THIS CYCLE
Figure 17-13. Transmission Error Due to Master/Slave Clock Skew
The synchronized SS signal is synchronized to the SPI clock.
Figure 17-13 shows an example with the synchronized SS signal almost
a full SPI clock cycle late. While the synchronized SS of the slave is high, writing is allowed even though the SS pin is already low. The write can change the MISO pin while the master is sampling the MISO line. The first bit of the transfer may not be stable when the master samples it, so the byte sent to the master may be corrupted.
Also, if the slave generates a late write, its state machine may not have time to reset, causing it to incorrectly receive a byte from the master.
This error is most likely when the SCK frequency is half the slave SPI clock frequency. At other baud rates, the SCK skew is no more than one
SPI clock, and there is more time between the synchronized SS signal and the first SCK edge. For example, with a SCK frequency one-fourth
Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Functional Description the slave SPI clock frequency, there are two SPI clocks between the fall of SS and the SCK edge.
As long as another late SPIDR write does not occur, the following bytes to and from the slave are correctly transmitted.
17.8.4 SPI Baud Rate Generation
The baud rate generator divides the SPI clock to produce the SPI baud clock. The SPPR[6:4] and SPR[2:0] bits in SPIBR select the SPI clock divisor:
SPI clock divisor = (SPPR + 1)
×
2(SPR+1) where:
SPPR = the value written to bits SPPR[6:4]
SPR = the value written to bits SPR[2:0]
The baud rate generator is active only when the SPI is in master mode and transmitting. Otherwise, the divider is inactive to reduce I
DD
current.
17.8.5 Slave-Select Output
The slave-select output feature automatically drives the SS pin low during transmission to select external devices and drives it high during idle to deselect external devices. When SS output is selected, the SS output pin is connected to the SS input pin of the external device.
In master mode only, setting the SSOE bit in SPICR1 and the DDRSP[3] bit in SPIDDR configures the SS pin as a slave-select output.
Setting the SSOE bit disables the mode fault feature.
NOTE: Be careful when using the slave-select output feature in a multimaster system. The mode fault feature is not available for detecting system errors between masters.
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
393
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
17.8.6 Bidirectional Mode
SPE = 1
Setting the SPC0 bit in SPICR1 selects bidirectional mode (see
Table 17-7 ). The SPI uses only one data pin for the interface with
external device(s). The MSTR bit determines which pin to use. In master mode, the MOSI pin is the master out/master in pin, MOMI. In slave mode, the MISO pin is the slave out/slave in pin, SISO. The MISO pin in master mode and MOSI pin in slave mode are general-purpose I/O pins.
The direction of each data I/O pin depends on its data direction register bit. A pin configured as an output is the output from the shift register. A pin configured as an input is the input to the shift register, and data coming out of the shift register is discarded.
The SCK pin is an output in master mode and an input in slave mode.
The SS pin can be an input or an output in master mode, and it is always an input in slave mode.
In bidirectional mode, a mode fault does not clear DDRSP0, the data direction bit for the SISO pin.
Table 17-7. Normal Mode and Bidirectional Mode
Master Mode, MSTR = 1 Slave Mode, MSTR = 0
Normal Mode
SPC0 = 0
SERIAL OUT
SPI
SERIAL IN
DDRSP1
MOSI
MISO
SWOM enables open drain output.
Bidirectional Mode
SPC0 = 1
SERIAL OUT
SPI
SERIAL IN
DDRSP1
MOMI
SPI PORT
PIN 0
SWOM enables open drain output.
SPI port pin 0 is general-purpose I/O.
SERIAL IN
SPI
SERIAL OUT
DDRSP0
MOSI
MISO
SWOM enables open drain output.
SERIAL IN
SPI
SERIAL OUT
DDRSP0
SPI PORT
PIN 1
SISO
SWOM enables open drain output.
SPI port pin 1 is general-purpose I/O.
Technical Data
394 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Functional Description
17.8.7 Error Conditions
The SPI has two error conditions:
• Write collision error
• Mode fault error
17.8.7.1 Write Collision Error
The WCOL flag in SPISR indicates that a serial transfer was in progress when the MCU tried to write new data to SPIDR. Valid write times are listed below (see
Figure 17-12 for definitions of t
T and t
I
):
• In master mode, a valid write is within t
I
(when SS is high).
• In slave phase 0, a valid write within t
I
(when SS is high).
• In slave phase 1, a valid write is within t
T
or t
I
(after the last SCK edge and before SS goes low), excluding the first two SPI clocks after the last SCK edge (the beginning of t
T
is an illegal write).
A write during any other time causes a WCOL error. The write is disabled to avoid writing over the data being transmitted. WCOL does not generate an interrupt request because the WCOL flag can be read upon completion of the transmission that was in progress at the time of the error.
17.8.7.2 Mode Fault Error
If the SS input of a master SPI goes low, it indicates a system error in which more than one master may be trying to drive the MOSI and SCK lines simultaneously. This condition is not permitted in normal operation; it sets the MODF flag in SPISR. If the SPIE bit in SPICR1 is also set,
MODF generates an interrupt request.
Configuring the SS pin as a general-purpose output or a slave-select output disables the mode fault function.
A mode fault clears the SPE and MSTR bits and the DDRSP bits of the
SCK, MISO, and MOSI (or MOMI) pins. This forces those pins to be high-impedance inputs to avoid any conflict with another output driver.
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
395
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
If the mode fault error occurs in bidirectional mode, the DDRSP bit of the
SISO pin is not affected, since it is a general-purpose I/O pin.
17.8.8 Low-Power Mode Options
This subsection describes the low-power mode options.
17.8.8.1 Run Mode
Clearing the SPE bit in SPICR1 puts the SPI in a disabled, low-power state. SPI registers are accessible, but SPI clocks are disabled.
17.8.8.2 Doze Mode
SPI operation in doze mode depends on the state of the SPISDOZ bit in
SPICR2.
• If SPISDOZ is clear, the SPI operates normally in doze mode.
• If SPISDOZ is set, the SPI clock stops, and the SPI enters a low-power state in doze mode.
– Any master transmission in progress stops at doze mode entry and resumes at doze mode exit.
– Any slave transmission in progress continues if a master continues to drive the slave SCK pin. The slave stays synchronized to the master SCK clock.
NOTE: Although the slave shift register can receive MOSI data, it cannot transfer data to SPIDR or set the SPIF flag in doze or stop mode. If the slave enters doze mode in an idle state and exits doze mode in an idle state, SPIF remains clear and no transfer to SPIDR occurs.
17.8.8.3 Stop Mode
SPI operation in stop mode is the same as in doze mode with the
SPISDOZ bit set.
Technical Data
396 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Reset
17.9 Reset
Reset initializes the SPI registers to a known startup state as described in
. A transmission from a slave after reset and before writing to the SPIDR register is either indeterminate or the byte last received from the master before the reset. Reading the
SPIDR after reset returns 0s.
17.10 Interrupts
Table 17-8. SPI Interrupt Request Sources
Enable Bit Interrupt Request
Mode fault
Transmission complete
Flag
MODF
SPIF
SPIE
17.10.1 SPI Interrupt Flag (SPIF)
SPIF is set after the eighth SCK cycle in a transmission when received data transfers from the shift register to SPIDR. If the SPIE bit is also set,
SPIF generates an interrupt request. Once SPIF is set, no new data can be transferred into SPIDR until SPIF is cleared. Clear SPIF by reading
SPISR with SPIF set and then accessing SPIDR. Reset clears SPIF.
17.10.2 Mode Fault (MODF) Flag
MODF is set when the SS pin of a master SPI is driven low and the SS pin is configured as a mode-fault input. If the SPIE bit is also set, MODF generates an interrupt request. A mode fault clears the SPE, MSTR, and
DDRSP[2:0] bits. Clear MODF by reading SPISR with MODF set and then writing to SPICR1. Reset clears MODF.
MMC2107 – Rev. 2.0
MOTOROLA Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
397
Freescale Semiconductor, Inc.
Serial Peripheral Interface Module (SPI)
Technical Data
398 Serial Peripheral Interface Module (SPI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 18. Queued Analog-to-Digital Converter (QADC)
18.1 Contents
MMC2107 – Rev. 2.0
MOTOROLA
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 401
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 402
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 403
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .404
Debug Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 404
Stop Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .405
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 405
Port QA Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 406
Port QA Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . .406
Port QA Digital Input/Output Pins . . . . . . . . . . . . . . . . . 407
Port QB Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 407
Port QB Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . .407
Port QB Digital Input Pins . . . . . . . . . . . . . . . . . . . . . . .407
External Trigger Input Pins . . . . . . . . . . . . . . . . . . . . . . . . . 408
Multiplexed Address Output Pins . . . . . . . . . . . . . . . . . . . . 408
Multiplexed Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . 409
Voltage Reference Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . 409
Dedicated Analog Supply Pins . . . . . . . . . . . . . . . . . . . . . . 409
Memory Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 409
Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 411
QADC Module Configuration Register . . . . . . . . . . . . . . . . 411
QADC Test Register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 412
Port Data Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 412
Port QA Data Direction Register . . . . . . . . . . . . . . . . . . . . 414
Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .416
Control Register 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 416
Control Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
QADC Control Register 2. . . . . . . . . . . . . . . . . . . . . . . . 422
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
399
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .427
QADC Status Register 0 . . . . . . . . . . . . . . . . . . . . . . . . 427
QADC Status Register 1 . . . . . . . . . . . . . . . . . . . . . . . . 436
Conversion Command Word Table . . . . . . . . . . . . . . . . . .437
Result Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .441
Right-Justified Unsigned Result Register. . . . . . . . . . . . 441
Left-Justified Signed Result Register . . . . . . . . . . . . . . . 442
Left-Justified Unsigned Result Register . . . . . . . . . . . . . 442
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 443
QADC Bus Accessing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 443
External Multiplexing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 443
External Multiplexing Operation . . . . . . . . . . . . . . . . . . .443
Module Version Options. . . . . . . . . . . . . . . . . . . . . . . . . 444
External Multiplexed Address Configuration . . . . . . . . .446
Analog Subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 446
Analog-to-Digital Converter Operation . . . . . . . . . . . . . .446
Conversion Cycle Times . . . . . . . . . . . . . . . . . . . . . . . . 446
Channel Decode and Multiplexer . . . . . . . . . . . . . . . . . . 448
Sample Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .448
Digital-to-Analog Converter (DAC) Array . . . . . . . . . . . . 449
Comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449
Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449
Successive-Approximation Register . . . . . . . . . . . . . . . 449
State Machine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .450
18.10 Digital Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .450
18.10.1 Queue Priority Timing Examples . . . . . . . . . . . . . . . . . . . . 450
Queue Priority . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .451
Queue Priority Schemes . . . . . . . . . . . . . . . . . . . . . . . . 453
18.10.2 Boundary Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 465
18.10.3 Scan Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 466
18.10.4 Disabled Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 467
18.10.5 Reserved Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 467
18.10.6 Single-Scan Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 467
Software-Initiated Single-Scan Mode. . . . . . . . . . . . . . . 468
External Trigger Single-Scan Mode . . . . . . . . . . . . . . . . 469
External Gated Single-Scan Mode. . . . . . . . . . . . . . . . . 470
Interval Timer Single-Scan Mode. . . . . . . . . . . . . . . . . . 470
Technical Data
400 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Introduction
18.10.7 Continuous-Scan Modes . . . . . . . . . . . . . . . . . . . . . . . . . . 472
Software-Initiated Continuous-Scan Mode. . . . . . . . . . . 473
External Trigger Continuous-Scan Mode . . . . . . . . . . . . 474
External Gated Continuous-Scan Mode . . . . . . . . . . . . 474
Periodic Timer Continuous-Scan Mode . . . . . . . . . . . . . 475
18.10.8 QADC Clock (QCLK) Generation . . . . . . . . . . . . . . . . . . . . 476
18.10.9 Periodic/Interval Timer . . . . . . . . . . . . . . . . . . . . . . . . . . . .480
18.10.10 Conversion Command Word Table . . . . . . . . . . . . . . . . . .481
18.10.11 Result Word Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 485
18.11 Pin Connection Considerations . . . . . . . . . . . . . . . . . . . . . . .486
18.11.1 Analog Reference Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . .486
18.11.2 Analog Power Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 486
18.11.3 Conversion Timing Schemes . . . . . . . . . . . . . . . . . . . . . . .488
18.11.4 Analog Supply Filtering and Grounding . . . . . . . . . . . . . . . 490
18.11.5 Accommodating Positive/Negative Stress Conditions . . . .494
18.11.6 Analog Input Considerations . . . . . . . . . . . . . . . . . . . . . . .495
18.11.7 Analog Input Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 497
Settling Time for the External Circuit . . . . . . . . . . . . . . . 498
Error Resulting from Leakage . . . . . . . . . . . . . . . . . . . . 499
18.12.1 Interrupt Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500
18.12.2 Interrupt Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .501
18.2 Introduction
The queued analog-to-digital converter (QADC) is a 10-bit, unipolar, successive approximation converter. A minimum of eight analog input channels can be supported using internal multiplexing. A maximum of 18 input channels can be supported in the expanded, externally multiplexed mode. The actual number of channels depends upon the number of pins available to the QADC module.
The QADC consists of an analog front-end and a digital control subsystem, which includes an IPbus interface block.
The analog section includes input pins, an analog multiplexer, and sample and hold analog circuits. The analog conversion is performed by
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
401
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC) the digital-to-analog converter (DAC) resistor-capacitor (RC) array and a high-gain comparator.
The digital control section contains queue control logic to sequence the conversion process and interrupt generation logic. Also included are the periodic/interval timer, control and status registers, the conversion command word (CCW) table, random-access memory (RAM), and the result table RAM.
The bus interface unit (BIU) allows the QADC to operate with the applications software through the IPbus environment.
18.3 Features
Features of the QADC module include:
• Internal sample and hold
• Up to eight analog input channels using internal multiplexing
• Directly supports up to four external multiplexers (for example, the
MC14051)
• Up to 18 total input channels with internal and external multiplexing
• Programmable input sample time for various source impedances
• Two conversion command queues with a total of 64 entries
• Sub-queues possible using pause mechanism
• Queue complete and pause software interrupts available on both queues
• Queue pointers indicate current location for each queue
• Automated queue modes initiated by:
– External edge trigger and gated trigger
– Periodic/interval timer, within QADC module [queues 1 and 2]
– Software command
• Single-scan or continuous-scan of queues
• 64 result registers
Technical Data
402 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
18.4 Block Diagram
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Block Diagram
• Output data readable in three formats:
– Right-justified unsigned
– Left-justified signed
– Left-justified unsigned
• Unused analog channels can be used as digital ports
EXTERNAL
TRIGGERS
EXTERNAL
MUX ADDRESS
8 ANALOG CHANNELS
(4 GPIO)
REFERENCE
INPUTS
ANALOG POWER
INPUTS
ANALOG INPUT MUX
AND DIGITAL
PIN FUNCTIONS
DIGITAL
CONTROL
IP
INTERFACE
10-BIT
ANALOG-TO-DIGITAL
CONVERTER
64-ENTRY QUEUE
OF 10-BIT
CONVERSION
COMMAND WORDS
(CCWs)
64-ENTRY TABLE
OF 10-BIT
RESULTS
10-BIT TO 16-BIT
RESULT ALIGNMENT
Figure 18-1. QADC Block Diagram
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
403
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.5 Modes of Operation
This subsection describes the two modes of operation:
• Debug mode
• Stop mode
18.5.1 Debug Mode
If the QDBG bit in the module configuration register (QADCMCR) is set, then the QADC enters debug mode when background debug mode is enabled and a breakpoint is processed.
When in debug mode and the QDBG bit is set, the QADC finishes any conversion in progress and then freezes. Depending on when debug mode is asserted, the three possible queue freeze scenarios are:
• When a queue is not executing, the QADC freezes immediately.
• When a queue is executing, the QADC completes the current conversion and then freezes.
• If during the execution of the current conversion, the queue operating mode for the active queue is changed, or a queue 2 abort occurs, the QADC freezes immediately.
When the QADC enters debug mode while a queue is active, the current
CCW location of the queue pointer is saved.
Debug mode:
• Stops the analog clock
• Holds the periodic/interval timer in reset
• Prevents external trigger events from being captured
• Keeps all QADC registers and RAM accessible
Although the QADC saves a pointer to the next CCW in the current queue, the software can force the QADC to execute a different CCW by writing new queue operating modes for normal operation. The QADC looks at the queue operating modes, the current queue pointer, and any pending trigger events to decide which CCW to execute.
Technical Data
404 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Signals
18.5.2 Stop Mode
The QADC enters a low-power idle state whenever the QSTOP bit is set or the part is in stop mode.
QADC stop:
• Disables the analog-to-digital converter, effectively turning off the analog circuit.
• Aborts the conversion sequence in progress
• Changes the data direction register (DDRQA), port data registers
(PORTQA and PORTQB), control registers (QACR2, QACR1, and
QACR0) and the status registers (QASR1 and QASR0) to read-only. Only the module configuration register (QADCMCR) is writable.
• Causes the RAM to not be accessible, can not read valid results from RAM (result word table and CCW) nor write to the RAM
(result word table and CCW).
• Resets QACR1, QACR2, QASR0, and QASR1
• Holds the QADC periodic/interval timer in reset
Because the bias currents to the analog circuit are turned off in stop, the
QADC requires some recovery time (t
SR
) to stabilize the analog circuits.
18.6 Signals
The QADC uses the external pins shown in
channel/port pins that can support up to 18 channels when external multiplexing is used (including internal channels). All of the channel pins can also be used as general-purpose digital port pins. In addition, there are also two analog reference pins and two analog submodule power pins.
The QADC has external trigger inputs and the multiplexer outputs combined onto some of the channel pins.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
405
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.6.1 Port QA Pin Functions
The four port QA pins can be used as analog inputs or as a bidirectional
4-bit digital input/output port.
18.6.1.1 Port QA Analog Input Pins
When used as analog inputs, the four port QA pins are referred to as
AN[56:55, 53:52]. Due to the digital output drivers associated with port QA, the analog characteristics of port QA may be different from those of port QB.
INTERNAL DIGITAL POWER
SHARED WITH OTHER MODULES
ANALOG POWER AND GROUND
ANALOG REFERENCES
V
SSI
V
DDI
V
SSA
V
DDA
V
RH
V
RL
PORT QB ANALOG INPUTS
EXTERNAL MUX INPUTS
DIGITAL INPUTS
AN0/ANW/PQB0
AN1/ANX/PQB1
AN2/ANY/PQB2
AN3/ANZ/PQB3
ANALOG
MUX AND
PORT LOGIC
ANALOG
CONVERTER
DIGITAL
RESULTS
AND
CONTROL
PORT QA ANALOG INPUTS
EXTERNAL TRIGGER INPUTS
EXTERNAL MUX ADDRESS OUTPUTS
DIGITAL I/O
AN52/MA0/PQA0
AN53/MA1/PQA1
AN55/ETRIG1/PQA3
AN56/ETRIG2/PQA4
Figure 18-2. QADC Input and Output Signals
Technical Data
406 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Signals
18.6.1.2 Port QA Digital Input/Output Pins
Port QA pins are referred to as PQA[4:3, 1:0] when used as a bidirectional 4-bit digital input/output port. These four pins may be used for general-purpose digital input signals or digital output signals.
Port QA pins are connected to a digital input synchronizer during reads and may be used as general-purpose digital inputs when the applied voltages meet high-voltage input (V
IH
) and low-voltage input (V
IL
) requirements.
Each port QA pin is configured as an input or output by programming the upper half of the port data direction register (DDRQA). The digital input signal states are read by the software in the upper half of the port data register when the port data direction register specifies that the pins are inputs. The digital data in the port data register is driven onto the port QA pins when the corresponding bit in the port data direction register specifies output. Since the outputs are configured as output drivers, external pullup provisions are not necessary when the output is used to drive another integrated circuit.
18.6.2 Port QB Pin Functions
The four port QB pins can be used as analog inputs or as an 4-bit digital input-only port.
18.6.2.1 Port QB Analog Input Pins
When used as analog inputs, the four port QB pins are referred to as
AN[3:0]. Since port QB functions as analog and digital input only, the analog characteristics may be different from those of port QA.
18.6.2.2 Port QB Digital Input Pins
Port QB pins are referred to as PQB[3:0] when used as an 4-bit digital input only port. In addition to functioning as analog input pins, the port
QB pins are also connected to the input of a synchronizer during reads and may be used as general-purpose digital inputs when the applied voltages meet V
IH
and V
IL
requirements.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
407
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Since port QB pins are input only, a data direction register is not necessary. The digital input signal states are read by the software in the lower half of the port data register.
18.6.3 External Trigger Input Pins
The QADC uses two external trigger pins (ETRIG[2:1]). Each of the two input external trigger pins is associated with one of the scan queues, queue 1 or queue 2. The assignment of ETRIG[2:1] to a queue is made in QACR0 by the TRG bit. When TRG = 0, ETRIG1 triggers queue 1 and
ETRIG2 triggers queue 2. When TRG = 1, ETRIG1 triggers queue 2 and
ETRIG2 triggers queue 1.
18.6.4 Multiplexed Address Output Pins
In the non-multiplexed mode, the eight channel pins are connected to an internal multiplexer which routes the analog signals into the internal A/D converter.
In the externally multiplexed mode, the QADC allows automatic channel selection through up to four external 4-to-1 selector chips. The QADC provides a 2-bit multiplexed address output to the external multiplex chips to allow selection of one of four inputs. The multiplexed address output signals (MA[1:0]) can be used as multiplexed address output bits or as general-purpose I/O.
MA[1:0] are used as the address inputs for one to two dual 4-channel multiplexer chips. Since the MA[1:0] pins are digital outputs in the multiplexed mode, the software programmed input/output direction for the multiplexed address pins in the data direction register is superseded.
Technical Data
408 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Memory Map
18.6.5 Multiplexed Analog Input Pins
In the external multiplexed mode, four of the port QB pins are redefined to each represent four input channels. See
.
Table 18-1. Multiplexed Analog Input Channels
Multiplexed
Analog Input
ANw
ANx
ANy
ANz
Channels
Even numbered channels from 0 to 6
Odd numbered channels from 1 to 7
Even channels from 16 to 22
Odd channels from 17 to 23
18.6.6 Voltage Reference Pins
V
RH
and V
RL
are the dedicated input pins for the high and low reference voltages. Separating the reference inputs from the power supply pins allows for additional external filtering, which increases reference voltage precision and stability, and subsequently contributes to a higher degree of conversion accuracy.
18.6.7 Dedicated Analog Supply Pins
V
DDA
and V
SSA
pins supply power to the analog subsystems of the
QADC module. Dedicated power is required to isolate the sensitive analog circuitry from the normal levels of noise present on the digital power supply.
18.7 Memory Map
The QADC occupies 1 Kbyte, or 512 16-bit entries, of address space.
Ten 16-bit registers are control, port, and status registers, 64 16-bit entries are the CCW table, and 64 16-bit entries are the result table which occupies 192 16-bit address locations because the result data is
readable in three data alignment formats. Table 18-2 is the QADC
memory map.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
409
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Table 18-2. QADC Memory Map
Address
0x00ca_0000
0x00ca_0002
0x00ca_0004
0x00ca_0006
0x00ca_0008
0x00ca_000a
0x00ca_000c
0x00ca_000e
0x00ca_0010
0x00ca_0012
MSB
QADC module configuration register (QADCMCR)
QADC test register (QADCTEST)
(2)
Reserved
(3)
Port QA data register (PORTQA) Port QB data register (PORTQB)
Port QA data direction register (DDRQA)
QADC control register 0 (QACR0)
QADC control register 1 (QACR1)
QADC control register 2 (QACR2)
QADC status register 0 (QASR0)
QADC status register 1 (QASR1)
LSB Access
(1)
S
S
—
S/U
S/U
S/U
S/U
S/U
S/U
S/U
0x00ca_0014–
0x00ca_01fe
0x00ca_0200–
0x00ca_027e
0x00ca_0280–
0x00ca_02fe
Reserved
(3)
Conversion command word table (CCW)
Right justified, unsigned result register (RJURR)
—
S/U
S/U
0x00ca_0300–
0x00ca_037e
0x00ca_0380–
0x00ca_03fe
Left justified, signed result register (LJSRR)
Left justified, unsigned result register (LJURR)
S/U
S/U
1. S = CPU supervisor mode access only. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only addresses have no effect and result in a cycle termination transfer error.
2. Access results in the module generating an access termination transfer error if not in test mode.
3. Read/writes have no effect and the access terminates with a transfer error exception.
Technical Data
410 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
18.8 Register Descriptions
This subsection describes the QADC registers.
18.8.1 QADC Module Configuration Register
The QADCMCR contains fields and bits that control freeze and stop modes and determines the privilege level required to access most registers.
Address: 0x00ca_0000 and 0x00ca_0001
Bit 15 14 13
0 Read:
Write:
Reset:
QSTOP
0
QDBG
Read:
Write:
Bit 7
SUPV
0
6
0
0
5
0
0
4
0
12
0
0
3
0
11
0
0
2
0
10
0
0
1
0
9
0
Bit 8
0
0
Bit 0
0
Reset: 1 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-3. QADC Module Configuration Register (QADCMCR)
QSTOP — Stop Enable Bit
1 = Forces QADC to idle state
0 = QADC is not forced to idle state
QDBG — Debug Enable Bit
1 = Finish any conversion in progress, then freezes in debug mode
0 = Ignore request to enter debug mode and continue conversions
SUPV — Supervisor/Unrestricted Data Space Bit
1 = Only supervisor mode access allowed; user mode accesses have no effect and result in a cycle termination transfer error
0 = Supervisor and user mode accesses allowed
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
411
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.8.2 QADC Test Register
QADCTEST is used only during factory testing of the MCU. Attempts to access this register outside of factory test mode will result in access privilege violation.
Address: 0x00ca_0002 and 0x00ca_0003
Bit 15 14 13 12 11 10 9 Bit 8
Read:
Access results in the module generating an access termination transfer error if not in test mode.
Write:
Bit 7 6 5 4 3 2 1 Bit 0
Read:
Access results in the module generating an access termination transfer error if not in test mode.
Write:
Figure 18-4. QADC Test Register (QADCTEST)
18.8.3 Port Data Registers
QADC ports A and B are accessed through two 8-bit port data registers
(PORTQA and PORTQB).
Port QA pins are referred to as PQA[4:3, 1:0] when used as a bidirectional, 4-bit, input/output port that may be used for general-purpose digital input signals or digital output signals. Port QA can also be used for analog inputs (AN[56:55, 53:52]), external trigger inputs (ETRIG[2:1]), and external multiplexer address outputs (MA[1:0]).
Port QB pins are referred to as PQB[3:0] when used as an input-only,
4-bit, digital port that may be used for general-purpose digital input signals. Data for PQB[3:0] is accessed from PORTQB. Port QB can also be used for non-multiplexed (AN[3:0]) and multiplexed (ANz, ANy, ANx,
ANw) analog inputs.
PORTQA and PORTQB are not initialized by reset.
Technical Data
412 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
Address: 0x00ca_0006
Bit 7
Read:
Write:
0
6
0
5
0
4
PQA4
3
PQA3
2
0
1
PQA1
Bit 0
PQA0
Reset: 0 0 0 P P 0 P P
= Writes have no effect and the access terminates without a transfer error exception.
Analog Channel:
Muxed Address Outputs:
External Trigger Inputs:
P = Current pin state if DDR is input, otherwise undefined
AN56 AN55
ETRIG2 ETRIG1
AN53
MA1
AN52
MA0
Figure 18-5. QADC Port QA Data Register (PORTQA)
Address: 0x00ca_0007
Bit 7
Read:
Write:
0
6
0
5
0
4
0
3
PQB3
2
PQB2
1
PQB1
Bit 0
PQB0
Reset: 0 0 0 0 P P P P
= Writes have no effect and the access terminates without a transfer error exception.
Analog Channel:
Muxed Analog Inputs:
P = Current pin state if DDR is input, otherwise undefined
AN3
AN2
AN2
ANy
AN1
ANx
AN0
ANw
Figure 18-6. QADC Port QB Data Register (PORTQB)
Read: Anytime
Write: Anytime except stop mode
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
413
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.8.4 Port QA Data Direction Register
The port data direction register (DDRQA) is associated with the port QA digital I/O pins. The bidirectional pins may have somewhat higher leakage and capacitance specifications. Any bit in this register set to 1 configures the corresponding pin as an output. Any bit in this register cleared to 0 configures the corresponding pin as an input. The software is responsible for ensuring that DDR bits are not set to 1 on pins used for analog inputs. When the DDR bit is set to 1 and the pin is selected for analog conversion, the voltage sampled is that of the output digital driver as influenced by the load.
When the MUX (externally multiplexed) bit is set in QACR0, the data direction register settings are ignored for the bits corresponding to
PQA[1:0], the two multiplexed address (MA[1:0]) output pins. The
MA[1:0] pins are forced to be digital outputs, regardless of the data direction setting, and the multiplexed address outputs are driven. The data returned during a port data register read is the value of MA[1:0], regardless of the data direction setting.
Similarly, when the external trigger pins are assigned to port pins and external trigger queue operating mode is selected, the data direction setting for the corresponding pins, PQA3 or PQA4, is ignored. The port pins are forced to be digital inputs for ETRIG1 and/or ETRIG2. The data driven during a port data register read is the actual value of the pin, regardless of the data direction setting.
NOTE: Use caution when mixing digital and analog inputs. They should be isolated as much as possible. Rise and fall times should be as large as possible to minimize ac coupling effects.
Since port QB is input-only, a data direction register is not needed.
Therefore, the lower byte of the port data direction register is not implemented.
Technical Data
414 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
Address: 0x00ca_0008 and 0x00ca_0009
Bit 15 14 13
0 0 0 Read:
Write:
Reset:
Read:
Write:
0
Bit 7
0
0
6
0
0
5
0
12
DDQA4 DDQA3
0
4
0
11
0
3
0
0
2
0
10
0
9
DDQA1 DDQA0
0
1
0
Bit 8
0
Bit 0
0
Reset: 0 0 0 0 0 0 0 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-7. QADC Port QA Data Direction Register (DDRQA)
Read: Anytime
Write: Anytime except stop mode
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
415
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.8.5 Control Registers
This subsection describes the QADC control registers.
18.8.5.1 Control Register 0
Control register 0 (QACR0) establishes the QCLK with prescaler parameter fields and defines whether external multiplexing is enabled.
They are typically written once when the software initializes the QADC and not changed afterward.
Address: 0x00ca_000a and 0x00ca_000b
Bit 15 14 13
0 0 Read:
Write:
Reset:
MUX
0
Bit 7
0
6
0
5
Read:
Write:
PSH7 PSH6 PSH5
12
TRG
0
4
PSH4
0
3
11
0
PSA
0
2
10
0
PSL2
0
1
9
0
PSL1
Bit 8
PSH8
0
Bit 0
PSL0
Reset: 0 0 1 1 0 1 1 1
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-8. QADC Control Register 0 (QACR0)
Read: Anytime
Write: Anytime except stop mode
MUX — Externally Multiplexed Mode Bit
The MUX bit allows the software to select the externally multiplexed mode, which affects the interpretation of the channel numbers and forces the MA[1:0] pins to be outputs.
1 = Externally multiplexed, 18 possible channels
0 = Internally multiplexed, eight possible channels
Technical Data
416 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
TRG — Trigger Assignment Bit
The TRG bit allows the software to assign the ETRIG[2:1] pins to queue 1 and queue 2.
1 = ETRIG1 triggers queue 2, ETRIG2 triggers queue 1
0 = ETRIG1 triggers queue 1, ETRIG2 triggers queue 2
PSH[8:4] — Prescaler Clock High Time Field
The PSH field selects the QCLK high time in the prescaler.
See Section 22. Electrical Specifications for operating
clock frequency (f
QCLK
) values. To keep the QCLK within the specified range, the PSH field selects the high time of the QCLK, which can range from 1 to 32 system clock cycles. The minimum high time for the QCLK is specified as t
PSH
. Table 18-3 displays the bits in PSH field
which enable a range of QCLK high times.
Table 18-3. Prescaler Clock High Times
PSH[8:4]
00000
00001
00010
00011
00100
00101
00110
QCLK High Time
1 system clock cycle
2 system clock cycles
3 system clock cycles
4 system clock cycles
5 system clock cycles
6 system clock cycles
7 system clock cycles
00111
01000
8 system clock cycles
9 system clock cycles
01001 10 system clock cycles
01010 11 system clock cycles
01011 12 system clock cycles
01100 13 system clock cycles
01101 14 system clock cycles
01110 15 system clock cycles
01111 16 system clock cycles
PSH[8:4] QCLK High Time
10000 17 system clock cycles
10001 18 system clock cycles
10010 19 system clock cycles
10011 20 system clock cycles
10100 21 system clock cycles
10101 22 system clock cycles
10110 23 system clock cycles
10111 24 system clock cycles
11000 25 system clock cycles
11001 26 system clock cycles
11010 27 system clock cycles
11011 28 system clock cycles
11100 29 system clock cycles
11101 30 system clock cycles
11110 31 system clock cycles
11111 32 system clock cycles
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
417
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
PSA — Prescaler Add Clock Tick Bit
PSA is maintained for software compatibility but has no functional benefit to this version of the module.
PSL[2:0] — Prescaler Clock Low Time Field
The PSL field selects the QCLK low time in the prescaler.
See Section 22. Electrical Specifications for f
values.
To keep the QCLK within the specified range, the PSL field selects the low time of the QCLK, which can range from one to eight system clock cycles. The minimum low time for the clock is specified as t
PSL
.
Table 18-4 displays the bits in PSL field which enable a range of
QCLK low times.
Table 18-4. Prescaler Clock Low Times
PSL[2:0]
000
001
010
011
100
101
110
111
QCLK Low Time
1 system clock cycle
2 system clock cycles
3 system clock cycles
4 system clock cycles
5 system clock cycles
6 system clock cycles
7 system clock cycles
8 system clock cycles
Technical Data
418 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
18.8.5.2 Control Register 1
Control register 1 (QACR1) is the mode control register for the operation of queue 1. The applications software defines the queue operating mode for the queue and may enable a completion and/or pause interrupt. Most of the bits are typically written once when the software initializes the
QADC and not changed afterward.
Stop mode resets the register ($0000)
Address: 0x00ca_000c and 0x00ca_000d
Bit 15 14 13
Read:
Write:
Reset:
CIE1
0
Bit 7
PIE1
0
6
0
SSE1
0
5
0 0 0 Read:
Write:
Reset: 0 0 0
12
MQ112
0
4
0
0
11
MQ111
0
3
0
0
10
MQ110
0
2
0
0
9
MQ19
0
1
0
0
Bit 8
MQ18
0
Bit 0
0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-9. QADC Control Register 1 (QACR1)
Read: Anytime
Write: Anytime except stop mode
CIE1 — Queue 1 Completion Interrupt Enable Bit
CIE1 enables an interrupt upon completion of queue 1. The interrupt request is initiated when the conversion is complete for the CCW in queue 1.
1 = Enable interrupt after the conversion of the sample requested by the last CCW in queue 1
0 = Disable queue 1 completion interrupt
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
419
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Technical Data
420
PIE1 — Queue 1 Pause Interrupt Enable Bit
PIE1 enables an interrupt when queue 1 enters the pause state. The interrupt request is initiated when conversion is complete for a CCW that has the pause bit set.
1 = Enable an interrupt after an end-of-conversion for queue 1 which has the pause bit set.
0 = Disable the pause interrupt associated with queue 1.
SSE1 — Queue 1 Single-Scan Enable Bit
SSE1 enables a single-scan of queue 1 to start after a trigger event occurs. The SSE1 bit may be set to a 1 during the same write cycle when the MQ1 bits are set for one of the single-scan queue operating modes. The single-scan enable bit can be written as a 1 or a 0, but is always read as a 0, unless a test mode is selected. The SSE1 bit enables a trigger event to initiate queue execution for any single-scan operation on queue 1.The QADC clears the SSE1 bit when the single-scan is complete.
1 = Accept a trigger event to start queue 1 in a single-scan mode.
0 = Trigger events are not accepted for single-scan modes.
MQ1[12:8] — Queue 1 Operating Mode Field
The MQ1 field selects the queue operating mode for queue 1.
Table 18-5 shows the bits in the MQ1 field which enable different
queue 1 operating modes.
Table 18-5. Queue 1 Operating Modes
MQ1[12:8]
00000
Operating Mode
Disabled mode, conversions do not occur
00001
00010
00011
00100
00101
00110
00111
01000
Software-triggered single-scan mode (started with SSE1)
External-trigger rising-edge single-scan mode
External-trigger falling-edge single-scan mode
Interval timer single-scan mode: time = QCLK period
×
2
7
Interval timer single-scan mode: time = QCLK period
×
2
8
Interval timer single-scan mode: time = QCLK period
×
2
9
Interval timer single-scan mode: time = QCLK period
×
2
10
Interval timer single-scan mode: time = QCLK period
×
2
11
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
Table 18-5. Queue 1 Operating Modes (Continued)
MQ1[12:8]
01001
Operating Mode
Interval timer single-scan mode: time = QCLK period
×
2
12
01010
01011
Interval timer single-scan mode: time = QCLK period
×
2
13
Interval timer single-scan mode: time = QCLK period
×
2
14
01100
01101
01110
Interval timer single-scan mode: time = QCLK period
×
2
15
Interval timer single-scan mode: time = QCLK period
×
2
16
Interval timer single-scan mode: time = QCLK period
×
2
17
01111
10000
10001
Externally gated single-scan mode (started with SSE1)
Reserved mode
Software-triggered continuous-scan mode
10010
10011
10100
10101
10110
10111
11000
11001
11010
11011
11100
11101
11110
11111
External-trigger rising-edge continuous-scan mode
External-trigger falling-edge continuous-scan mode
Periodic timer continuous-scan mode: time = QCLK period
×
2
7
Periodic timer continuous-scan mode: time = QCLK period
×
2
8
Periodic timer continuous-scan mode: time = QCLK period
×
2
9
Periodic timer continuous-scan mode: time = QCLK period
×
2
10
Periodic timer continuous-scan mode: time = QCLK period
×
2
11
Periodic timer continuous-scan mode: time = QCLK period
×
2
12
Periodic timer continuous-scan mode: time = QCLK period
×
2
13
Periodic timer continuous-scan mode: time = QCLK period
×
2
14
Periodic timer continuous-scan mode: time = QCLK period
×
2
15
Periodic timer continuous-scan mode: time = QCLK period
×
2
16
Periodic timer continuous-scan mode: time = QCLK period
×
2
17
Externally gated continuous-scan mode
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
421
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.8.5.3 QADC Control Register 2
Control register 2 (QACR2) is the mode control register for the operation of queue 2. Software specifies the queue operating mode of queue 2 and may enable a completion and/or a pause interrupt. Most of the bits are typically written once when the software initializes the QADC and not changed afterward.
Stop mode resets the register ($007f)
Address: 0x00ca_000e and 0x00ca_000f
Read:
Write:
Bit 15
CIE2
14
PIE2
13
0
SSE2
12
MQ212
11
MQ211
10
MQ210
9
MQ29
Reset: 0
Bit 7
0
6
Read:
RESUME BQ26
Write:
Reset: 0 1
0
5
BQ25
0
4
BQ24
0
3
BQ23
0
2
BQ22
0
1
BQ21
1 1 1 1 1
Figure 18-10. QADC Control Register 2 (QACR2)
Bit 8
MQ28
0
Bit 0
BQ20
1
Read: Anytime
Write: Anytime except stop mode
CIE2 — Queue 2 Completion Software Interrupt Enable Bit
CIE2 enables an interrupt upon completion of queue 2. The interrupt request is initiated when the conversion is complete for the CCW in queue 2.
1 = Enable an interrupt after an end-of-conversion for queue 2.
0 = Disable the queue completion interrupt associated with queue 2.
Technical Data
422 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
PIE2 — Queue 2 Pause Software Interrupt Enable Bit
PIE2 enables an interrupt when queue 2 enters the pause state. The interrupt request is initiated when conversion is complete for a CCW that has the pause bit set.
1 = Enable an interrupt after an end-of-conversion for queue 2 which has the pause bit set.
0 = Disable the pause interrupt associated with queue 2.
SSE2 — Queue 2 Single-Scan Enable Bit
SSE2 enables a single-scan of queue 2 to start after a trigger event occurs. The SSE2 bit may be set to a 1 during the same write cycle when the MQ2 bits are set for one of the single-scan queue operating modes. The single-scan enable bit can be written as a 1 or a 0, but is always read as a 0, unless a test mode is selected. The SSE2 bit enables a trigger event to initiate queue execution for any single-scan operation on queue 2. The QADC clears the SSE2 bit when the single-scan is complete.
1 = Accept a trigger event to start queue 2 in a single-scan mode.
0 = Trigger events are not accepted for single-scan modes.
MQ2[12:8] — Queue 2 Operating Mode Field
The MQ2 field selects the queue operating mode for queue 2.
Table 18-6 shows the bits in the MQ2 field which enable different
queue 2 operating modes.
MQ2[12:8]
00000
00001
00010
00011
00100
00101
00110
00111
01000
Table 18-6. Queue 2 Operating Modes
Operating Modes
Disabled mode, conversions do not occur
Software triggered single-scan mode (started with SSE2)
External trigger rising edge single-scan mode
External trigger falling edge single-scan mode
Interval timer single-scan mode: time = QCLK period x 2
7
Interval timer single-scan mode: time = QCLK period x 2
8
Interval timer single-scan mode: time = QCLK period x 2
9
Interval timer single-scan mode: time = QCLK period x 2
10
Interval timer single-scan mode: time = QCLK period x 2
11
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
423
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
01011
01100
01101
01110
01111
10000
10001
10010
10011
10100
10101
10110
10111
Table 18-6. Queue 2 Operating Modes (Continued)
MQ2[12:8]
01001
01010
11000
11001
11010
11011
11100
11101
11110
11111
Operating Modes
Interval timer single-scan mode: time = QCLK period x 2
12
Interval timer single-scan mode: time = QCLK period x 2
13
Interval timer single-scan mode: time = QCLK period x 2
14
Interval timer single-scan mode: time = QCLK period x 2
15
Interval timer single-scan mode: time = QCLK period x 2
16
Interval timer single-scan mode: time = QCLK period x 2
17
Reserved mode
Reserved mode
Software triggered continuous-scan mode
External trigger rising edge continuous-scan mode
External trigger falling edge continuous-scan mode
Periodic timer continuous-scan mode: time = QCLK period x 2
7
Periodic timer continuous-scan mode: time = QCLK period x 2
8
Periodic timer continuous-scan mode: time = QCLK period x 2
9
Periodic timer continuous-scan mode: time = QCLK period x 2
10
Periodic timer continuous-scan mode: time = QCLK period x 2
11
Periodic timer continuous-scan mode: time = QCLK period x 2
12
Periodic timer continuous-scan mode: time = QCLK period x 2
13
Periodic timer continuous-scan mode: time = QCLK period x 2
14
Periodic timer continuous-scan mode: time = QCLK period x 2
15
Periodic timer continuous-scan mode: time = QCLK period x 2
16
Periodic timer continuous-scan mode: time = QCLK period x 2
17
Reserved mode
Technical Data
424 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
RESUME — Queue 2 Resume Bit
RESUME selects the queue 2 resumption point after suspension due to queue 1. If RESUME is changed during the execution of queue 2, the change is not recognized until an end-of-queue condition is reached or the queue operating mode of queue 2 is changed.
The primary reason for selecting re-execution of the entire queue or subqueue is to guarantee that all samples are taken consecutively in one scan (coherency).
When subqueues are not used, queue 2 execution restarts after suspension with the first CCW in queue 2. When a pause has previously occurred in queue 2 execution, queue execution restarts after suspension with the first CCW in the current subqueue.
A subqueue is considered to be a stand-alone sequence of conversions. Once a pause flag has been set to report subqueue completion, that subqueue is not repeated until all CCWs in queue 2 are executed.
An example of using the RESUME bit is when the frequency of queue 1 trigger events prohibit queue 2 completion. If the rate of queue 1 execution is too high, it is best for queue 2 execution to continue with the CCW that was being converted when queue 2 was suspended. This allows queue 2 to eventually complete execution.
1 = After suspension, begin execution with the aborted CCW in queue 2.
0 = After suspension, begin execution with the first CCW of queue 2 or the current subqueue of queue 2.
BQ2[6:0] — Beginning of Queue 2 Field
BQ2[6:0] indicates the CCW location where queue 2 begins. To allow the length of queue 1 and queue 2 to vary, a programmable pointer identifies the CCW table location where queue 2 begins. The BQ2 field also serves as an end-of-queue condition for queue 1. Setting
BQ2[6:0] beyond physical CCW table memory space allows queue 1 all 64 entries.
Software defines the beginning of queue 2 by programming the BQ2 field in QACR2. BQ2 is usually programmed before or at the same time as the queue operating mode for queue 2 is selected. If BQ2 is
64 or greater, queue 2 has no entries, the entire CCW table is dedicated to queue 1 and CCW63 is the end-of-queue 1. If BQ2[6:0] is 0, the entire CCW table is dedicated to queue 2. As a special case,
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
425
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC) when a queue operating mode for queue 1 is selected and a trigger event occurs for queue 1 with BQ2 set to 0, queue 1 execution is terminated after CCW0 is read. Conversions do not occur.
The BQ2[6:0] pointer may be changed dynamically, to alternate between queue 2 scan sequences. A change in BQ2[6:0] after queue 2 has begun or if queue 2 has a trigger pending does not affect queue 2 until queue 2 is started again. For example, two scan sequences could be defined as follows: The first sequence starts at
CCW10, with a pause after CCW11 and an EOQ programmed in
CCW15; the second sequence starts at CCW16, with a pause after
CCW17 and an EOQ programmed in CCW39.
With BQ2[6:0] set to CCW10 and the continuous-scan mode selected, queue execution begins. When the pause is encountered in
CCW11, a software interrupt routine can redefine BQ2[6:0] to be
CCW16. Therefore, after the end-of-queue is recognized in CCW15, an internal retrigger event is generated and execution restarts at
CCW16. When the pause software interrupt occurs again, software can change BQ2 back to CCW10. After the end-of-queue is recognized in CCW39, an internal retrigger event is created and execution now restarts at CCW10.
If BQ2[6:0] is changed while queue 1 is active, the effect of BQ2[6:0] as an end-of-queue indication for queue 1 is immediate. However, beware of the risk of losing the end-of-queue 1 when changing
BQ2[6:0]. Using EOQ (chan63) to end queue 1 is recommended.
NOTE: If BQ2[6:0] was assigned to the CCW that queue 1 is currently working on, then that conversion is completed before BQ2[6:0] takes effect.
Each time a CCW is read for queue 1, the CCW location is compared with the current value of the BQ2[6:0] pointer to detect a possible end-of-queue condition. For example, if BQ2[6:0] is changed to
CCW3 while queue 1 is converting CCW2, queue 1 is terminated after the conversion is completed. However, if BQ2[6:0] is changed to
CCW1 while queue 1 is converting CCW2, the QADC would not recognize a BQ2[6:0] end-of-queue condition until queue 1 execution reached CCW1 again, presumably on the next pass through the queue.
Technical Data
426 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
18.8.6 Status Registers
This subsection describes the QADC status registers.
18.8.6.1 QADC Status Register 0
The QADC status register 0 (QASR0) contains information about the state of each queue and the current A/D conversion.
Stop mode resets the register ($0000)
Address: 0x00ca_0010 and 0x00ca_0011
Bit 15 14 13
Read:
Write:
Reset:
CF1
0
Bit 7
PF1
0
6
CF2
0
5
QS6 CWP5 Read: QS7
Write:
Reset: 0 0 0
12
PF2
0
4
CWP4
0
11
TOR1
0
3
CWP3
0
10
TOR2
0
2
CWP2
0
9
QS9
0
1
CWP1
0
Bit 8
QS8
0
Bit 0
CWP0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-11. QADC Status Register 0 (QASR0)
Read: Anytime
Write:
For flag bits (CF1, PF1, CF2, PF2, TOR1, TOR2): Writing a 1 has no effect, write a 0 to clear.
For QA[9:6] and CWP: Write has no effect.
Never in stop mode
CF1 — Queue 1 Completion Flag
CF1 indicates that a queue 1 scan has been completed. The scan completion flag is set by the QADC when the input channel sample requested by the last CCW in queue 1 is converted, and the result is stored in the result table.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
427
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
The end-of-queue 1 is identified when execution is complete on the
CCW in the location prior to that pointed to by BQ2, when the current
CCW contains an end-of-queue code instead of a valid channel number, or when the currently completed CCW is in the last location of the CCW RAM.
When CF1 is set and interrupts are enabled for that queue completion flag, the QADC asserts an interrupt request. The software reads the completion flag during an interrupt service routine to identify the interrupt request. The interrupt request is cleared when the software writes a 0 to the completion flag bit, when the bit was previously read as a 1. Once set, only software or reset can clear CF1.
CF1 is maintained by the QADC regardless of whether the corresponding interrupt is enabled. The software polls for CF1 bit to see if it is set. This allows the software to recognize that the QADC is finished with a queue 1 scan. The software acknowledges that it has detected the completion flag being set by writing a 0 to the completion flag after the bit was read as a 1.
PF1 — Queue 1 Pause Flag
PF1 indicates that a queue 1 scan has reached a pause. PF1 is set by the QADC when the current queue 1 CCW has the pause bit set, the selected input channel has been converted, and the result has been stored in the result table.
Once PF1 is set, the queue enters the paused state and waits for a trigger event to allow queue execution to continue. However, if the
CCW with the pause bit set is the last CCW in a queue, the queue execution is complete. The queue status becomes idle, not paused, and both the pause and completion flags are set. Another exception occurs in software controlled mode, where the PF1 can be set but queue 1 never enters the pause state since queue 1 continues without pausing.
When PF1 is set and interrupts are enabled for the corresponding queue, the QADC asserts an interrupt request. The software may read PF1 during an interrupt service routine to identify the interrupt request. The interrupt request is cleared when the software writes a 0 to PF1, when the bit was previously read as a 1. Once set, only software or reset can clear PF1.
Technical Data
428 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
In external gated single-scan and continuous-scan mode, the definition of PF1 has been redefined. When the gate closes before the end-of-queue 1 is reached, PF1 becomes set to indicate that an incomplete scan has occurred. In single-scan mode, setting PF1 can be used to cause an interrupt and software can then determine if queue 1 should be enabled again. In either external gated mode, setting PF1 indicates that the results for queue 1 have not been collected during one scan (coherently).
NOTE: If a pause in a CCW is encountered in external gated mode for either single-scan and continuous-scan mode, the pause flag will not set, and execution continues without pausing. This has allowed for the added definition of PF1 in the external gated modes.
PF1 is maintained by the QADC regardless of whether the corresponding interrupts are enabled. The software may poll PF1 to find out when the QADC has reached a pause in scanning a queue.The software acknowledges that it has detected a pause flag being set by writing a 0 to PF1 after the bit was last read as a 1.
1 = Queue 1 has reached a pause or gate closed before end-of-queue in gated mode.
0 = Queue 1 has not reached a pause or gate has not closed before end-of-queue in gated mode.
See
Table 18-7 for a summary of pause response in all scan modes.
Table 18-7. Pause Response
Scan Mode
External trigger single-scan
External trigger continuous-scan
Interval timer trigger single-scan
Interval timer continuous-scan
Software-initiated single-scan
Software-initiated continuous-scan
External gated single-scan
External gated continuous-scan
Queue Operation
Pauses
Pauses
Pauses
Pauses
Continues
Continues
Continues
Continues
PF Asserts?
Yes
Yes
Yes
Yes
Yes
Yes
No
No
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
429
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
CF2 — Queue 2 Completion Flag
CF2 indicates that a queue 2 scan has been completed. CF2 is set by the QADC when the input channel sample requested by the last CCW in queue 2 is converted, and the result is stored in the result table.
The end-of-queue 2 is identified when the current CCW contains an end-of-queue code instead of a valid channel number or when the currently completed CCW is in the last location of the CCW RAM.
When CF2 is set and interrupts are enabled for that queue completion flag, the QADC asserts an interrupt request. The software reads CF2 during an interrupt service routine to identify the interrupt request. The interrupt request is cleared when the software writes a 0 to the CF2 bit, when the bit was previously read as a 1. Once set, only software or reset can clear CF2.
CF2 is maintained by the QADC regardless of whether the corresponding interrupts are enabled. The software polls for CF2 to see if it is set. This allows the software to recognize that the QADC is finished with a queue 2 scan. The software acknowledges that it has detected the completion flag being set by writing a 0 to the completion flag after the bit was read as a 1.
PF2 — Queue 2 Pause Flag
PF2 indicates that a queue 2 scan has reached a pause. PF2 is set by the QADC when the current queue 2 CCW has the pause bit set, the selected input channel has been converted, and the result has been stored in the result table.
Once PF2 is set, the queue enters the paused state and waits for a trigger event to allow queue execution to continue. However, if the
CCW with the pause bit set is the last CCW in a queue, the queue execution is complete. The queue status becomes idle, not paused, and both the pause and completion flags are set. Another exception occurs in software controlled mode, where the PF2 can be set but queue 2 never enters the pause state.
When PF2 is set and interrupts are enabled for the corresponding queue, the QADC asserts an interrupt request. The software reads
PF2 during an interrupt service routine to identify the interrupt request. The interrupt request is cleared when the software writes a 0 to PF2, when the bit was previously read as a 1. Once set, only software or reset can clear PF2.
Technical Data
430 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
PF2 is maintained by the QADC regardless of whether the corresponding interrupts are enabled. The software may poll PF2 to find out when the QADC has reached a pause in scanning a queue.
The software acknowledges that it has detected a pause flag being set by writing a 0 to PF2 after the bit was last read as a 1.
1 = queue 2 has reached a pause.
0 = queue 2 has not reached a pause.
See
Table 18-7 for a summary of pause response in all scan modes.
TOR1 — Queue 1 Trigger Overrun
TOR1 indicates that an unexpected trigger event has occurred for queue 1. TOR1 can be set only while queue 1 is in the active state.
A trigger event generated by a transition on the external trigger pin or by the periodic/interval timer may be captured as a trigger overrun.
TOR1 cannot occur when the software-initiated single-scan mode or the software-initiated continuous-scan mode are selected.
TOR1 occurs when a trigger event is received while a queue is executing and before the scan has completed or paused. TOR1 has no effect on the queue execution.
After a trigger event has occurred for queue 1, and before the scan has completed or paused, additional queue 1 trigger events are not retained. Such trigger events are considered unexpected, and the
QADC sets the TOR1 error status bit. An unexpected trigger event may be a system overrun situation, indicating a system loading mismatch.
In external gated continuous-scan mode, the definition of TOR1 has been redefined. In the case when queue 1 reaches an end-of-queue condition for the second time during an open gate, TOR1 becomes set. This is considered an overrun condition. In this case CF1 has been set for the first end-of-queue 1 condition and then TOR1 becomes set for the second end-of-queue 1 condition. For TOR1 to be set, software must not clear CF1 before the second end-of-queue 1.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
431
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
The software acknowledges that it has detected a trigger overrun being set by writing a 0 to the trigger overrun, after the bit was read as a 1. Once set, only software or reset can clear TOR1.
1 = At least one unexpected queue 1 trigger event has occurred or queue 1 reaches an end-of-queue condition for the second time in gated mode
0 = No unexpected queue 1 trigger events have occurred
TOR2 — Queue 2 Trigger Overrun Flag
TOR2 indicates that an unexpected trigger event has occurred for queue 2. TOR2 can be set when queue 2 is in the active, suspended, and trigger pending states.
The TOR2 trigger overrun can occur only when using an external trigger mode or a periodic/interval timer mode. Trigger overruns cannot occur when the software-initiated single-scan mode and the software-initiated continuous-scan mode are selected.
TOR2 occurs when a trigger event is received while queue 2 is executing, suspended, or a trigger is pending. TOR2 has no effect on the queue execution. A trigger event that causes a trigger overrun is not retained since it is considered unexpected.
An unexpected trigger event may be a system overrun situation, indicating a system loading mismatch. The software acknowledges that it has detected a trigger overrun being set by writing a 0 to the trigger overrun, after the bit was read as a 1. Once set, only software or reset can clear TOR2.
1 = At least one unexpected queue 2 trigger event has occurred.
0 = No unexpected queue 2 trigger events have occurred.
QS[9:6] — Queue Status Field
The 4-bit read-only QS field indicates the current condition of queue 1 and queue 2. There are five queue status conditions:
– Idle
– Active
– Paused
– Suspended
– Trigger pending
Technical Data
432 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
The two most significant bits are associated primarily with queue 1, and the remaining two bits are associated with queue 2. Since the priority scheme between the two queues causes the status to be interlinked, the status bits are considered as one 4-bit field.
Table 18-8 shows the bits in the QS field and how they affect the
status of queue 1 and queue 2.
One or both queues may be in the idle state. When a queue is idle,
CCWs are not being executed for that queue, the queue is not in the pause state, and there is not a trigger pending.
The idle state occurs when a queue is disabled, when a queue is in a reserved mode, or when a queue is in a valid queue operating mode awaiting a trigger event to initiate queue execution.
0111
1000
1001
1010
1011
1100
1101
1110
1111
QS[9:6]
0000
0001
0010
0011
0100
0101
0110
Table 18-8. Queue Status
Queue 1/Queue 2 States
Queue 1 idle, queue 2 idle
Queue 1 idle, queue 2 paused
Queue 1 idle, queue 2 active
Queue 1 idle, queue 2 trigger pending
Queue 1 paused, queue 2 idle
Queue 1 paused, queue 2 paused
Queue 1 paused, queue 2 active
Queue 1 paused, queue 2 trigger pending
Queue 1 active, queue 2 idle
Queue 1 active, queue 2 paused
Queue 1 active, queue 2 suspended
Queue 1 active, queue 2 trigger pending
Reserved
Reserved
Reserved
Reserved
A queue is in the active state when a valid queue operating mode is selected, when the selected trigger event has occurred, or when the
QADC is performing a conversion specified by a CCW from that queue.
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
433
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Only one queue can be active at a time. Either or both queues can be in the paused state. A queue is paused when the previous CCW executed from that queue had the pause bit set. The QADC does not execute any CCWs from the paused queue until a trigger event occurs. Consequently, the QADC can service queue 2 while queue 1 is paused.
Only queue 2 can be in the suspended state. When a trigger event occurs on queue 1 while queue 2 is executing, the current queue 2 conversion is aborted. The queue 2 status is reported as suspended.
Queue 2 transitions back to the active state when queue 1 becomes idle or paused.
A trigger pending state is required since both queues cannot be active at the same time. The status of queue 2 is changed to trigger pending when a trigger event occurs for queue 2 while queue 1 is active. In the opposite case, when a trigger event occurs for queue 1 while queue 2 is active, queue 2 is aborted and the status is reported as queue 1 active, queue 2 suspended. So due to the priority scheme, only queue 2 can be in the trigger pending state.
Two transition cases cause the queue 2 status to be trigger pending before queue 2 is shown to be in the active state. When queue 1 is active and there is a trigger pending on queue 2, after queue 1 completes or pauses, queue 2 continues to be in the trigger pending state for a few clock cycles. The fleeting status conditions are:
• queue 1 idle with queue 2 trigger pending
• queue 1 paused with queue 2 trigger pending
Figure 18-12 displays the status conditions of the queue status field
as the QADC goes through the transition from queue 1 active to queue 2 active.
The queue status field is affected by the stop mode. Since all of the analog logic and control registers are reset, the queue status field is reset to queue 1 idle, queue 2 idle.
During the debug mode, the queue status field is not modified. The queue status field retains the status it held prior to freezing. As a result, the queue status can show queue 1 active, queue 2 idle, even though neither queue is being executed during freeze.
Technical Data
434 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
MMC2107 – Rev. 2.0
MOTOROLA
QUEUE 1
ACTIVE
ACTIVE
IDLE (PAUSED)
QUEUE 2
IDLE
TRIGGER PENDING
TRIGGER PENDING
IDLE (PAUSED) ACTIVE
Figure 18-12. Queue Status Transition
CWP[5:0] — Command Word Pointer Field
The CWP allows the software to know which CCW is executing at present, or was last completed. The command word pointer is a software read-only field, and write operations have no effect. The
CWP allows software to monitor the progress of the QADC scan sequence. The CWP field is a CCW word pointer with a valid range of
0 to 63.
When a queue enters the paused state, the CWP points to the CCW with the pause bit set. While in pause, the CWP value is maintained until a trigger event occurs on the same queue or the other queue.
Usually, the CWP is updated a few clock cycles before the queue status field shows that the queue has become active. For example, software may read a CWP pointing to a CCW in queue 2, and the status field shows queue 1 paused, queue 2 trigger pending.
When the QADC finishes the scan of the queue, the CWP points to the CCW where the end-of-queue condition was detected. Therefore, when the end-of-queue condition is a CCW with the EOQ code
(channel 63), the CWP points to the CCW containing the EOQ.
When the last CCW in a queue is in the last CCW table location
(CCW63), and it does not contain the EOQ code, the end-of-queue is detected when the following CCW is read, so the CWP points to word
CCW0.
Finally, when queue 1 operation is terminated after a CCW is read that is defined as BQ2, the CWP points to the same CCW as BQ2.
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
435
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
During the stop mode, the CWP is reset to 0, since the control registers and the analog logic are reset. When the debug mode is entered, the CWP is unchanged; it points to the last executed CCW.
18.8.6.2 QADC Status Register 1
Stop mode resets the register ($3f3f)
Address: 0x00ca_0012 and 0x00ca_0013
Read:
Bit 15
0
14
0
13 12 11 10 9 Bit 8
CWPQ15 CWPQ14 CWPQ13 CWPQ12 CWPQ11 CWPQ10
Write:
Reset: 0
Bit 7
0
6
1
5
1
4
1
3
1
2
1
1
1
Bit 0
0 0 CWPQ25 CWPQ24 CWPQ23 CWPQ22 CWPQ21 CWPQ20 Read:
Write:
Reset: 0 0 1 1 1 1 1 1
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-13. QADC Status Register 1 (QASR1)
Read: Anytime
Write: Never
CWPQ1[5:0] — Queue 1 Command Word Pointer Field
CWPQ1[5:0] allows the software to know what CCW was last completed for queue 1. This field is a software read-only field, and write operations have no effect. CWPQ1 allows software to read the last executed CCW in queue 1, regardless of which queue is active.
The CWPQ1[5:0] field is a CCW word pointer with a valid range of 0 to 63 (0x3f).
In contrast to CWP, CPWQ1 is updated when the conversion result is written. When the QADC finishes a conversion in queue 1, both the result register is written and the CWPQ1 is updated.
Finally, when queue 1 operation is terminated after a CCW is read that is defined as BQ2, CWP points to BQ2 while CWPQ1 points to the last CCW queue 1.
Technical Data
436 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
During the stop mode, the CWPQ1 is reset to 63 (0x3f), since the control registers and the analog logic are reset. When the debug mode is entered, the CWPQ1 is unchanged; it points to the last executed CCW in queue 1.
CWPQ2[5:0] — Queue 2 Command Word Pointer Field
CWPQ2[5:0] allows the software to know what CCW was last completed for queue 2. This field is a software read-only field, and write operations have no effect. CWPQ2[5:0] allows software to read the last executed CCW in queue 2, regardless which queue is active.
The CWPQ2[5:0] field is a CCW word pointer with a valid range of 0 to 63.
In contrast to CWP, CPWQ2 is updated when the conversion result is written. When the QADC finishes a conversion in queue 2, both the result register is written and the CWPQ2 are updated.
During the stop mode, the CWPQ2 is reset to 63, since the control registers and the analog logic are reset. When the debug mode is entered, the CWP is unchanged; it points to the last executed CCW in queue 2.
18.8.7 Conversion Command Word Table
Address: 0x00ca_0200 through 0x00ca_027e
Read:
Write:
Bit 15
0
14
0
13
0
Reset: 0
Bit 7
0
6
0
5
Read:
Write:
Reset:
IST1
U
IST0
U
CHAN5
U
12
0
0
4
CHAN4
U
11
0
0
3
CHAN3
U
10
0
0
2
CHAN2
U
9
P
U
1
CHAN1
U
Bit 8
BYP
U
Bit 0
CHAN0
U
= Writes have no effect and the access terminates without a transfer error exception.
U = Unaffected
Figure 18-14. Conversion Command Word Table (CCW)
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
437
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Read: Anytime except reads during stop mode are invalid
Write: Anytime except stop mode
P — Pause Bit
The pause bit allows software to create subqueues within queue 1 and queue 2. The QADC performs the conversion specified by the
CCW with the pause bit set, and then the queue enters the pause state. Another trigger event causes execution to continue from the pause to the next CCW.
1 = Enter pause state after execution of current CCW
0 = Do not enter pause state after execution of current CCW
NOTE: The P bit does not cause the queue to pause in the software controlled modes or external gated modes.
BYP — Sample Amplifier Bypass Bit
Setting the BYP field in the CCW enables the amplifier bypass mode for a conversion and subsequently changes the timing. The initial sample time is eliminated, reducing the potential conversion time by two QCLKs. However, due to internal RC effects, a minimum final sample time of four QCLKs must be allowed. When using this mode, the external circuit should be of low source impedance. Loading effects of the external circuitry need to be considered, since the benefits of the sample amplifier are not present.
1 = Amplifier bypass mode enabled
0 = Amplifier bypass mode disabled
NOTE: BYP is maintained for software compatibility but has no functional benefit to this version of the module.
IST[0:1] — Input Sample Time Field
The IST field allows software to specify the length of the sample window. Provision is made to vary the input sample time, through software control, to offer flexibility in the source impedance of the circuitry providing the QADC analog channel inputs. Longer sample times permit more accurate A/D conversions of signals with higher source impedances.
Table 18-9 shows the four selectable input sample times.
Technical Data
438 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
IST[0:1]
00
01
10
11
Table 18-9. Input Sample Times
Input Sample Times
Input sample time = QCLK period
×
2
Input sample time = QCLK period
×
4
Input sample time = QCLK period
×
8
Input sample time = QCLK period
×
16
The programmable sample time can also be used to increase the time interval between conversions to adjust the queue execution time or the sampling rate.
CHAN[5:0] — Channel Number Field
The CHAN field selects the input channel number. The software programs the channel field of the CCW with the channel number corresponding to the analog input pin to be sampled and converted.
The analog input pin channel number assignments and the pin definitions vary depending on whether the multiplexed or non-multiplexed mode is used by the application. As far as the queue scanning operations are concerned, there is no distinction between an internally or externally multiplexed analog input.
Table 18-10 shows the channel number assignments for the
non-multiplexed mode.
Table 18-11 shows the channel number
assignments for the multiplexed mode.
The channel field is programmed for channel 63 to indicate the end of the queue. Channels 60 to 62 are special internal channels. When one of the special channels is selected, the sampling amplifier is not used. The value of V
RL
, V
RH
, or (V
RH
–V
RL
)/2 is placed directly onto the converter. Also for the internal special channels, programming any input sample time other than two has no benefit except to lengthen the overall conversion time.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
439
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Table 18-10. Non-Multiplexed Channel Assignments and Pin Designations
Non-Multiplexed Input Pins
Channel Number
(1) in CCW CHAN Field
Port Pin Name
PQB0
PQB1
PQB2
PQB3
PQA0
PQA1
PQA3
PQA4
V
RL
V
RH
—
—
Analog Pin Name
AN0
AN1
AN2
AN3
AN52
AN53
AN55
AN56
Low reference
High reference
—
—
Other
Functions
ETRIG1
ETRIG2
(V
RH
—
—
—
—
—
—
—
—
–V
RL
)/2
End-of-queue code
Pin Type
Input
Input
Input
Input
Input/output
Input/output
Input/output
Input/output
Input
Input
—
—
1. All channels not listed are reserved or unimplemented and return undefined results.
Binary
000000
000001
000010
000011
110100
110101
110111
111000
111100
111101
111110
111111
Decimal
63
2
3
0
1
52
53
55
56
60
61
62
Table 18-11. Multiplexed Channel Assignments and Pin Designations
Multiplexed Input Pins
Channel Number
(1) in CCW CHAN Field
Port Pin
Name
PQB0
PQB1
PQB2
PQB3
PQA0
PQA1
PQA3
PQA4
V
RL
V
RH
—
—
Analog
Pin Name
ANw
ANx
ANy
ANz
—
—
AN55
AN56
Low reference
High reference
—
—
Other
Functions
—
—
—
—
MA0
MA1
ETRIG1
ETRIG2
—
—
(V
RH
–V
RL
)/2
End-of-queue code
Pin Type
Input
Input
Input
Input
Output
Output
Input/output
Input/output
Input
Input
—
—
1. All channels not listed are reserved or unimplemented and return undefined results.
Binary
000XX0
000XX1
010XX0
010XX1
110100
110101
110111
111000
111100
111101
111110
111111
Decimal
0, 2, 4, 6
1, 3, 5, 7
16, 18, 20, 22
17, 19, 21, 23
52
53
55
56
60
61
62
63
Technical Data
440 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Register Descriptions
18.8.8 Result Registers
This subsection describes the result registers.
18.8.8.1 Right-Justified Unsigned Result Register
Address: 0x00ca_0280 through 0x00ca_02fe
Bit 15 14 13
Read: 0 0 0
Write:
Reset: 0
Bit 7
0
6
0
5
Read:
Write:
Reset:
0
4
12
0
RESULT
0
3
11
0
0
2
10
0
9
1
RESULT
Bit 8
Bit 0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-15. Right-Justified Unsigned Result Register (RJURR)
Read: Anytime except reads during stop mode are invalid
Write: Anytime except stop mode
RESULT[9:0] — Result Field
The conversion result is unsigned, right-justified data.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
441
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.8.8.2 Left-Justified Signed Result Register
Address: 0x00ca_0300 through 0x00ca_037e
Bit 15 14 13
Read:
Write:
Reset:
S
Bit 7 6 5
0 Read:
Write:
Reset:
RESULT
0
12
4
0
0
11
RESULT
3
0
0
10
2
0
0
9
1
0
0
Bit 8
Bit 0
0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-16. Left-Justified Signed Result Register (LJSRR)
S — Sign Bit
RESULT[14:6] — Result Field
The conversion result is signed, left-justified data.
18.8.8.3 Left-Justified Unsigned Result Register
Address: 0x00ca_0380 through 0x00ca_03fe
Bit 15 14 13
Read:
Write:
Reset:
Bit 7 6 5
0 Read:
Write:
Reset:
RESULT
0
12
4
0
0
RESULT
11
3
0
0
10
2
0
0
9
1
0
0
Bit 8
Bit 0
0
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 18-17. Left-Justified Unsigned Result Register (LJURR)
RESULT[15:6] — Result Field
The conversion result is unsigned, left-justified data.
Technical Data
442 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Functional Description
18.9 Functional Description
This subsection provides a functional description of the QADC.
18.9.1 QADC Bus Accessing
Coherency of results read across multiple cycles is not guaranteed.
18.9.2 External Multiplexing
External multiplexer chips concentrate a number of analog signals onto a few inputs to the analog converter. This is helpful in applications that need to convert more analog signals than the A/D converter can normally provide. External multiplexing also puts the multiplexed chip closer to the signal source. This minimizes the number of analog signals that need to be shielded due to the proximity to noisy high speed digital signals at the microcontroller chip.
For example, four 4-input multiplexer chips can be put at the connector where the analog signals first arrive on the computer board. As a result, only four analog signals need to be shielded from noise as they approach the microcontroller chip, rather than having to protect 16 analog signals. However, external multiplexer chips may introduce additional noise and errors if not properly utilized. Therefore, it is necessary to maintain low “on” resistance (the impedance of an analog switch when active within a multiplexed chip) and insert a low pass filter
(R/C) on the input side of the multiplexed chip.
18.9.2.1 External Multiplexing Operation
The QADC can use from one to four or two dual external multiplexer chips to expand the number of analog signals that may be converted. Up to 16 analog channels can be converted through external multiplexer selection. The externally multiplexed channels are automatically selected from the channel field of the conversion command word (CCW) table, the same as internally multiplexed channels. The software selects the external multiplexed mode by setting the MUX bit in control register 0
(QACR0).
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
443
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Figure 18-18 shows the maximum configuration of four external
multiplexer chips connected to the QADC. The external multiplexer chips select one of four analog inputs and connect it to one analog output, which becomes an input to the QADC. The QADC provides two multiplexed address signals — MA[1:0] — to select one of four inputs.
These inputs are connected to all four external multiplexer chips. The analog output of the four multiplex chips are each connected to separate
QADC inputs (ANw, ANx, ANy, and ANz) as shown in Figure 18-18 .
When the external multiplexed mode is selected, the QADC automatically creates the MA output signals from the channel number in each CCW. The QADC also converts the proper input channel (ANw,
ANx, ANy, and ANz) by interpreting the CCW channel number. As a result, up to 16 externally multiplexed channels appear to the conversion queues as directly connected signals. The software simply puts the channel number of externally multiplexed channels into CCWs.
Figure 18-18 shows that the two MA signals may also be analog input
pins. When external multiplexing is selected, none of the MA pins can be used for analog or digital inputs. They become multiplexed address outputs and are unaffected by DDRQA[1:0].
18.9.2.2 Module Version Options
The number of available analog channels varies, depending on whether external multiplexing is used. A maximum of 16 analog channels are supported by the internal multiplexing circuitry of the converter.
Table 18-12 shows the total number of analog input channels supported
with 0 to four external multiplexer chips.
Table 18-12. Analog Input Channels
Number of Analog Input Channels Available
Directly Connected + External Multiplexed = Total Channels
(1), (2)
No External
Mux
8
One External
Mux
5 + 4 = 9
Two External
Muxes
4 + 8 = 12
Three External
Muxes
3 + 12 = 15
Four External
Muxes
2 + 16 = 18
1. The external trigger inputs are not shared with two analog input pins.
2. When external multiplexing is used, two input channels can be configured as multiplexed address outputs, and for each external multiplexer chip, one input channel is a multiplexed analog input.
Technical Data
444 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Functional Description
AN0
AN2
AN4
AN6
MUX
AN1
AN3
AN5
AN7
MUX
AN0/ANW/PQB0
AN1/ANX/PQB1
AN2/ANY/PQB2
AN3/ANZ/PQB3
AN52/MA0/PQA0
AN53/MA1/PQA1
AN55/ETRIG1PQA3
AN56/ETRIG2/PQA4
AN16
AN18
AN20
AN22
MUX
AN17
AN19
AN21
AN23
MUX
Figure 18-18. External Multiplexing Configuration
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
445
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.9.2.3 External Multiplexed Address Configuration
The QADC can drive external multiplexed addresses. If configured to drive external addresses, the external address pins MA[1:0] will function as address pins and will not maintain analog input functions in external address mode.
18.9.3 Analog Subsystem
This section describes the QADC analog subsystem, which includes the front-end analog multiplexer and analog-to-digital converter.
18.9.3.1 Analog-to-Digital Converter Operation
The analog subsystem consists of the path from the input pins to the A/D converter block. Signals from the queue control logic are fed to the multiplexer and state machine. The end-of-conversion (EOC) signal and the successive-approximation register (SAR) reflect the result of the conversion.
shows a block diagram of the QADC analog subsystem.
NOTE: The following description assumes the use of a buffer amplifier.
18.9.3.2 Conversion Cycle Times
Total conversion time is made up of initial sample time, final sample time, and resolution time. Initial sample time refers to the time during which the selected input channel is coupled through the buffer amplifier to the sample capacitor. This buffer is used to quickly reproduce its input signal on the sample capacitor and minimize charge sharing errors. During the final sampling period the amplifier is bypassed, and the multiplexer input charges the sample capacitor array directly for improved accuracy.
During the resolution period, the voltage in the sample capacitor is converted to a digital value and stored in the SAR.
Initial sample time is fixed at two QCLK cycles. Final sample time can be
2, 4, 8, or 16 QCLK cycles, depending on the value of the IST field in the
CCW. Resolution time is 10 QCLK cycles.
Technical Data
446 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Functional Description
PQA4
V
RH
V
RL
V
DDA
V
SSA
PQA0
PQB3
PQB0
10-BIT A/D CONVERTER
CHAN. DECODE & MUX
8: 1
INPUT
4
ANALOG
POWER
10-BIT RC
DAC
COMPAR-
ATOR
SAMPLE
BUFFER
CSAMP
BIAS CIRCUIT
INTERNAL
CHANNEL
DECODE
POWER
DOWN
STATE MACHINE & LOGIC
SAR TIMING
10 10
SUCCESSIVE
APPROXIMATION
REGISTER
CHAN[5:0]
2
STOP
RST
QCLK
IST
BYP
START CONV.
END OF CONV.
SAR[9:0]
Figure 18-19. QADC Analog Subsystem Block Diagram
Therefore, conversion time requires a minimum of 14 QCLK clocks (7
µ s with a 2.0-MHz QCLK). If the maximum final sample time period of 16
QCLKs is selected, the total conversion time is 28 QCLKs or 14
µ s (with a 2.0-MHz QCLK).
BUFFER
SAMPLE
TIME:
2 CYCLES
FINAL
SAMPLE
TIME:
N CYCLES
(2,4,8,16)
RESOLUTION
TIME:
10 CYCLES
QCLK
SAMPLE TIME SUCCESSIVE APPROXIMATION RESOLUTION SEQUENCE
Figure 18-20. Conversion Timing
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
447
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
If the amplifier bypass mode is enabled for a conversion by setting the amplifier bypass (BYP) field in the CCW, the timing changes to that shown in
18.8.7 Conversion Command Word
Table for more information on the BYP field. The initial sample time is
eliminated, reducing the potential conversion time by two QCLKs. When using the bypass mode, the external circuit should be of low source impedance (typically less than 10 k
Ω
). Also, the loading effects to the external circuitry by the QADC need to be considered, since the benefits of the sample amplifier are not present.
NOTE: Because of internal RC time constants, it is not recommended to use a sample time of two QCLKs in bypass mode for high-frequency operation.
SAMPLE
TIME:
N CYCLES
(2,4,8,16)
RESOLUTION
TIME:
10 CYCLES
QCLK
SAMPLE TIME SUCCESSIVE-APPROXIMATION RESOLUTION SEQUENCE
Figure 18-21. Bypass Mode Conversion Timing
18.9.3.3 Channel Decode and Multiplexer
The internal multiplexer selects one of the eight analog input pins for conversion. The selected input is connected to the Sample Buffer
Amplifier or to the sample capacitor. The multiplexer also includes positive and negative stress protection circuitry, which prevents deselected channels from affecting the selected channel when current is injected into the deselected channels.
18.9.3.4 Sample Buffer
The sample buffer is used to raise the effective input impedance of the
A/D converter, so that external components (higher bandwidth or higher impedance) are less critical to accuracy. The input voltage is buffered onto the sample capacitor to reduce crosstalk between channels.
Technical Data
448 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Functional Description
18.9.3.5 Digital-to-Analog Converter (DAC) Array
The digital-to-analog converter (DAC) array consists of binary-weighted capacitors and a resistor-divider chain. The reference voltages, VRH and VRL, are used by the DAC to perform ratiometric conversions. The
DAC also converts the following three internal channels:
• V
RH
— reference voltage high
• V
RL
— reference voltage low
• (V
RH
–V
RL
)/2 — reference voltage
The DAC array serves to provide a mechanism for the successive approximation A/D conversion.
Resolution begins with the most significant bit (MSB) and works down to the least significant bit (LSB). The switching sequence is controlled by the comparator and SAR logic. The sample capacitor samples and holds the voltage to be converted.
18.9.3.6 Comparator
During the approximation process, the comparator senses whether the digitally selected arrangement of the DAC array produces a voltage level higher or lower than the sampled input. The comparator output feeds into the SAR which accumulates the A/D conversion result sequentially, beginning with the MSB.
18.9.3.7 Bias
The bias circuit is controlled by the STOP signal to power-up and power-down all the analog circuits.
18.9.3.8 Successive-Approximation Register
The input of the SAR is connected to the comparator output. The SAR sequentially receives the conversion value one bit at a time, starting with the MSB. After accumulating the 10 bits of the conversion result, the
SAR data is transferred to the appropriate result location, where it may be read from the IPbus by user software.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
449
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.9.3.9 State Machine
The state machine receives the QCLK, RST, STOP, IST[1:0], BYP,
CHAN[5:0], and START CONV. signals, from which it generates all timing to perform an A/D conversion. The start-conversion signal
(START CONV.) indicates to the A/D converter that the desired channel has been sent to the MUX. IST[1:0] indicates the desired sample time.
BYP indicates whether to bypass the sample amplifier. The end-of-conversion (EOC) signal notifies the queue control logic that a result is available for storage in the result RAM.
18.10 Digital Control
The digital control subsystem includes the control logic to sequence the conversion activity, the clock and periodic/interval timer, control and status registers, the conversion command word table RAM, and the result word table RAM.
The central element for control of the QADC conversions is the 64-entry conversion command word (CCW) table. Each CCW specifies the conversion of one input channel. Depending on the application, one or two queues can be established in the CCW table. A queue is a scan sequence of one or more input channels. By using a pause mechanism, subqueues can be created in the two queues. Each queue can be operated using one of several different scan modes. The scan modes for queue 1 and queue 2 are programmed in the control registers QACR1 and QACR2. Once a queue has been started by a trigger event (any of the ways to cause the QADC to begin executing the CCWs in a queue or subqueue), the QADC performs a sequence of conversions and places the results in the result word table.
18.10.1 Queue Priority Timing Examples
This subsection describes the QADC priority scheme when trigger events on two queues overlap or conflict.
Technical Data
450 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
18.10.1.1 Queue Priority
Queue 1 has priority over queue 2 execution. These cases show the conditions under which queue 1 asserts its priority:
• When a queue is not active, a trigger event for queue 1 or queue
2 causes the corresponding queue execution to begin.
• When queue 1 is active and a trigger event occurs for queue 2, queue 2 cannot begin execution until queue 1 reaches completion or the paused state. The status register records the trigger event by reporting the queue 2 status as trigger pending. Additional trigger events for queue 2, which occur before execution can begin, are captured as trigger overruns.
• When queue 2 is active and a trigger event occurs for queue 1, the current queue 2 conversion is aborted. The status register reports the queue 2 status as suspended. Any trigger events occurring for queue 2 while queue 2 is suspended are captured as trigger overruns. Once queue 1 reaches the completion or the paused state, queue 2 begins executing again. The programming of the
RESUME bit in QACR2 determines which CCW is executed in queue 2.
• When simultaneous trigger events occur for queue 1 and queue 2, queue 1 begins execution and the queue 2 status is changed to trigger pending.
• Subqueues that are paused
The pause feature can be used to divide queue 1 and/or queue 2 into multiple subqueues. A subqueue is defined by setting the pause bit in the last CCW of the subqueue.
shows the CCW format and an example of using pause to create subqueues. Queue 1 is shown with four CCWs in each subqueue and queue 2 has two CCWs in each subqueue.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
451
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Technical Data
452
BQ2
0
1
0
1
0
1
0
P
0
0
00
0
0
1
0
1
0
0
0
P
0
CONVERSION COMMAND
WORD (CCW) TABLE
BEGINNING OF QUEUE 1
PAUSE
PAUSE
•
•
•
END OF QUEUE 1
BEGINNING OF QUEUE 2
PAUSE
PAUSE
PAUSE
63
P
1
0
CHANNEL SELECT,
SAMPLE, HOLD,
A/D CONVERSION
RESULT WORD TABLE
•
•
•
•
•
•
PAUSE
END OF QUEUE 2
•
•
•
Figure 18-22. QADC Queue Operation with Pause
00
63
The queue operating mode selected for queue 1 determines what type of trigger event causes the execution of each of the subqueues within queue 1. Similarly, the queue operating mode for queue 2 determines the type of trigger event required to execute each of the subqueues within queue 2.
For example, when the external trigger rising edge continuous-scan mode is selected for queue 1, and there are six subqueues within queue 1, a separate rising edge is required on the external trigger pin after every pause to begin the execution of each subqueue (refer to
The choice of single-scan or continuous-scan applies to the full queue, and is not applied to each subqueue. Once a subqueue is initiated, each
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
CCW is executed sequentially until the last CCW in the subqueue is executed and the pause state is entered. Execution can only continue with the next CCW, which is the beginning of the next subqueue. A subqueue cannot be executed a second time before the overall queue execution has been completed.
Trigger events which occur during the execution of a subqueue are ignored, except that the trigger overrun flag is set. When a continuous-scan mode is selected, a trigger event occurring after the completion of the last subqueue (after the queue completion flag is set), causes the execution to continue with the first subqueue, starting with the first CCW in the queue.
When the QADC encounters a CCW with the pause bit set, the queue enters the paused state after completing the conversion specified in the
CCW with the pause bit. The pause flag is set and a pause software interrupt may optionally be issued. The status of the queue is shown to be paused, indicating completion of a subqueue. The QADC then waits for another trigger event to again begin execution of the next subqueue.
18.10.1.2 Queue Priority Schemes
Since there are two conversion command queues and only one A/D converter, there is a priority scheme to determine which conversion is to occur. Each queue has a variety of trigger events that are intended to initiate conversions, and they can occur asynchronously in relation to each other and other conversions in progress. For example, a queue can be idle awaiting a trigger event, a trigger event can have occurred, but the first conversion has not started, a conversion can be in progress, a pause condition can exist awaiting another trigger event to continue the queue, and so on.
The following paragraphs and figures outline the prioritizing criteria used to determine which conversion occurs in each overlap situation.
NOTE: Each situation in
through
are labeled S1 through S19. In each diagram, time is shown increasing from left to right.
The execution of queue 1 and queue 2 (Q1 and Q2) is shown as a string of rectangles representing the execution time of each CCW in the queue.
In most of the situations, there are four CCWs (labeled C1 to C4) in both queue 1 and queue 2. In some of the situations, CCW C2 is presumed
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
453
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC) to have the pause bit set, to show the similarities of pause and end-of-queue as terminations of queue execution.
Trigger events are described in
.
Table 18-13. Trigger Events
Trigger
T1
Events
Events that trigger queue 1 execution (external trigger, software-initiated single-scan enable bit, or completion of the previous continuous loop)
T2
Events that trigger queue 2 execution (external trigger, software-initiated single-scan enable bit, timer period/interval expired, or completion of the previous continuous loop)
When a trigger event causes a CCW execution in progress to be aborted, the aborted conversion is shown as a ragged end of a shortened CCW rectangle.
The situation diagrams also show when key status bits are set.
describes the status bits.
Bit
CF flag
PF flag
Trigger overrun error (TOR)
Table 18-14. Status Bits
Function
Set when the end of the queue is reached
Set when a queue completes execution up through a pause bit
Set when a new trigger event occurs before the queue is finished serving the previous trigger event
Below the queue execution flows are three sets of blocks that show the status information that is made available to the software. The first two rows of status blocks show the condition of each queue as:
• Idle
• Active
• Pause
• Suspended (queue 2 only)
• Trigger pending
The third row of status blocks shows the 4-bit QS status register field that encodes the condition of the two queues. Two transition status cases,
Technical Data
454 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Q1
Q2
QS
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
QS = 0011 and QS = 0111, are not shown because they exist only very briefly between stable status conditions.
The first three examples in Figure 18-23 through
(S1, S2, and S3) show what happens when a new trigger event is recognized before the queue has completed servicing the previous trigger event on the same queue.
In situation S1 (
Figure 18-23 ), one trigger event is being recognized on
each queue while that queue is still working on the previously recognized trigger event. The trigger overrun error status bit is set, and otherwise, the premature trigger event is ignored. A trigger event which occurs before the servicing of the previous trigger event is through does not disturb the queue execution in progress.
IDLE
0000
T1 T1
Q1: C1 C2 C3 C4
TOR1 CF1
T2
Q2:
T2
C1 C2 C3 C4
ACTIVE
TOR2
IDLE
CF2
IDLE ACTIVE
1000 0000 0010
Figure 18-23. CCW Priority Situation 1
IDLE
0000
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
455
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
In situation S2 ( Figure 18-24
), more than one trigger event is recognized before servicing of a previous trigger event is complete, the trigger overrun bit is again set, but otherwise, the additional trigger events are ignored. After the queue is complete, the first newly detected trigger event causes queue execution to begin again. When the trigger event rate is high, a new trigger event can be seen very soon after completion of the previous queue, leaving software little time to retrieve the previous results. Also, when trigger events are occurring at a high rate for queue 1, the lower priority queue 2 channels may not get serviced at all.
Q1 IDLE
Q2
QS
T1 T1 T1 T1
Q1: C1 C2 C3 C4
TOR1 TOR1 TOR1 CF1
T1
C1 C2 C3 C4
CF1
ACTIVE IDLE
IDLE
ACTIVE
T2 T2 T2
Q2: C1 C2 C3 C4
TOR2 TOR2 CF2
IDLE
ACTIVE
0010
IDLE
0000 1000 1000 0000
Figure 18-24. CCW Priority Situation 2
Technical Data
456 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
Q1
Q2
QS
Q1
Q2
QS 0000
) shows that when the pause feature is in use, the trigger overrun error status bit is set the same way, and that queue execution continues unchanged.
IDLE
T1 T1
Q1: C1 C2
TOR1 PF1
T2 T2
Q2: C1 C2
ACTIVE
TOR2 PF2
PAUSE
T1 T1
C3 C4
TOR1
ACTIVE
CF1 T2
C3
T2
C4
TOR2 CF2
IDLE
IDLE ACTIVE PAUSE ACTIVE IDLE
0000 1000 0100 0110 0101 1001 0001
Figure 18-25. CCW Priority Situation 3
0010
IDLE
The next two situations consider trigger events that occur for the lower priority queue 2, while queue 1 is actively being serviced.
Situation S4 ( Figure 18-26 ) shows that a queue 2 trigger event that is
recognized while queue 1 is active is saved, and as soon as queue 1 is finished, queue 2 servicing begins.
T1
Q1: C1 C2 C3 C4
Q2:
T2
CF1
C1 C2 C3 C4
ACTIVE
CF2
IDLE
0000
IDLE TRIGGERED ACTIVE
1000 1011 0010
Figure 18-26. CCW Priority Situation 4
IDLE
0000
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
457
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Q1
Q2
QS
Situation S5 ( Figure 18-27 ) shows that when multiple queue 2 trigger
events are detected while queue 1 is busy, the trigger overrun error bit is set, but queue 1 execution is not disturbed. Situation S5 also shows that the effect of queue 2 trigger events during queue 1 execution is the same when the pause feature is in use in either queue.
IDLE
T1
Q1: C1 C2
Q2:
T2 T2
PF1
C1 C2
TOR1
ACTIVE
PF2
PAUSE
T1
C3 C4
T2 T2
CF1
C3 C4
TOR1
CF2
IDLE
IDLE
0000
TRIG ACTIVE PAUSE TRIG ACTIVE
1000 1011 0110 0101 1001 1011 0010
Figure 18-27. CCW Priority Situation 5
IDLE
0000
The remaining situations, S6 through S11, show the impact of a queue 1 trigger event occurring during queue 2 execution. Queue 1 is higher in priority, the conversion taking place in queue 2 is aborted, so that there is not a variable latency time in responding to queue 1 trigger events.
Technical Data
458 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Q1
Q2
QS
Q1
Q2
QS
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
), the conversion initiated by the second
CCW in queue 2 is aborted just before the conversion is complete, so that queue 1 execution can begin. Queue 2 is considered suspended.
After queue 1 is finished, queue 2 starts over with the first CCW, when the RES (resume) control bit is set to 0. Situation S7 (
shows that when pause operation is not in use with queue 2, queue 2 suspension works the same way.
IDLE
IDLE
T1
Q1: C1 C2
PF1
Q2:
T2
C1 C2
T1
C3 C4
RESUME=0
CF1
C1 C2 C3 C4
CF2
ACTIVE PAUSE
ACTIVE SUSPEND ACTIVE
IDLE
IDLE
0000 0000 1000 0100 0110 1010
Figure 18-28. CCW Priority Situation 6
0010
IDLE
IDLE
T1 T1
Q1: C1 C2
PF1
Q2:
T2
C1 C2
C3 C4
RESUME = 0
CF1
C1 C2 C3 C4
CF2
ACTIVE PAUSE IDLE
ACTIVE SUSPEND ACTIVE IDLE
0000 0000 1000 0100 0110 1010
Figure 18-29. CCW Priority Situation 7
0010
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
459
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Q1
Q2
QS
Situations S8 and S9 (
Figure 18-30 and Figure 18-31 ) repeat the same
two situations with the RESUME bit set to a 1. When the RES bit is set, following suspension, queue 2 resumes execution with the aborted
CCW, not the first CCW in the queue.
IDLE
IDLE
0000
T1 T1
Q1: C1 C2
PF1
Q2:
T2
C1 C2
C3 C4
CF1
C2 C3 C4
ACTIVE PAUSE
CF2
IDLE
RESUME=1
ACTIVE SUSPEND ACTIVE
1000 0100 0110 1010
Figure 18-30. CCW Priority Situation 8
0010
IDLE
0000
Q1
Q2
QS
IDLE
Q2:
T2
IDLE
T1
Q1: C1 C2
C2
ACTIVE
PF1
C2
T2
C3 C4
PF2
PAUSE
T1
C3 C4
ACTIVE
CF1
C4
CF2
RESUME=1
IDLE
ACTIVE SUSPEND ACT PAUSE ACTIVE SUSPEND ACT IDLE
0000 0000 0010 1010 0110 0101 0110 1010 0010
Figure 18-31. CCW Priority Situation 9
Technical Data
460 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
Situations S10 and S11 (
and
when an additional trigger event is detected for queue 2 while the queue is suspended, the trigger overrun error bit is set, the same as if queue 2 were being executed when a new trigger event occurs. Trigger overrun on queue 2 thus permits the software to know that queue 1 is taking up so much QADC time that queue 2 trigger events are being lost.
Q1
Q2
QS 0000
IDLE
T1
Q1: C1 C2
T1
C3 C4
T2
Q2:
C1 C2
IDLE
T2
TOR2
ACTIVE
PF1 T2 T2 CF1
C1 C2
PF2
PAUSE
C3
TOR2
ACTIVE
C3 C4
RESUME = 0
CF2
IDLE
ACTIVE SUSPEND ACTIVE PAUSE ACT SUSPEND ACTIVE IDLE
0000 0010 1010 0110 0101 0110 1010
Figure 18-32. CCW Priority Situation 10
0010
Q1
Q2
QS
IDLE
T1
Q1: C1 C2
T1
C3 C4
T2
Q2: C1 C2
IDLE
T2
TOR2
ACTIVE
PF1 T2 T2
C2 C3 C4
PF2
PAUSE
TOR2
ACTIVE
CF1
C4
CF2
RESUME = 1
IDLE
ACTIVE SUSPEND ACT PAUSE ACTIVE SUSPEND ACT
IDLE
0000 0010 1010 0110 0101 0110 1010 0010
Figure 18-33. CCW Priority Situation 11
0000
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
461
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
The previous situations cover normal overlap conditions that arise with asynchronous trigger events on the two queues. An additional conflict to consider is that the freeze condition can arise while the QADC is actively executing CCWs. The conventional use for the debug mode is for software/hardware debugging. When the CPU background debug mode is enabled and a breakpoint occurs, the freeze signal is issued, which can cause peripheral modules to stop operation. When freeze is detected, the QADC completes the conversion in progress, unlike queue
1 suspending queue 2. After the freeze condition is removed, the QADC continues queue execution with the next CCW in sequence.
Trigger events that occur during freeze are not captured. When a trigger event is pending for queue 2 before freeze begins, that trigger event is remembered when the freeze is passed. Similarly, when freeze occurs while queue 2 is suspended, after freeze, queue 2 resumes execution as soon as queue 1 is finished.
Situations 12 through 19 (
to Figure 18-41 ) show examples
of all of the freeze situations.
FREEZE
T1
Q1: C1 C2 C3 C4
CF1
Figure 18-34. CCW Freeze Situation 12
FREEZE
T2
Q2: C1 C2 C3 C4
CF2
Figure 18-35. CCW Freeze Situation 13
Technical Data
462 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
(TRIGGERS IGNORED)
FREEZE
T1 T1 T1
Q1: C1 C2 C3 C4
T2 T2
CF1
Figure 18-36. CCW Freeze Situation 14
(TRIGGERS IGNORED)
FREEZE
T2 T2 T2
Q2: C1 C2 C3 C4
T1 T1
CF2
Figure 18-37. CCW Freeze Situation 15
(TRIGGERS IGNORED)
FREEZE
T1
Q1: C1 C2
T1 T1
PF1
Figure 18-38. CCW Freeze Situation 16
C3 C4
CF1
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
463
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
(TRIGGERS IGNORED)
FREEZE
T2
Q2: C1 C2
T2 T2
PF2
Figure 18-39. CCW Freeze Situation 17
C3 C4
CF2
FREEZE
T1
Q1: C1 C2
T2
C3
(TRIGGER CAPTURED, RESPONSE DELAYED AFTER FREEZE)
C4
CF1
Q2: C1 C2 C3 C4
CF2
Figure 18-40. CCW Freeze Situation 18
FREEZE
T2
Q2: C1 C2 C3 C4
T1
Q1: C1 C2 C3 C4
CF1
C4
CF2
Figure 18-41. CCW Freeze Situation 19
Technical Data
464 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
18.10.2 Boundary Conditions
The queue operation boundary conditions are:
• The first CCW in a queue contains channel 63, the end-of-queue
(EOQ) code. The queue becomes active and the first CCW is read. The end-of-queue is recognized, the completion flag is set, and the queue becomes idle. A conversion is not performed.
• BQ2 (beginning of queue 2) is set at the end of the CCW table (63) and a trigger event occurs on queue 2. The end-of-queue condition is recognized, a conversion is performed, the completion flag is set, and the queue becomes idle.
• BQ2 is set to CCW0 and a trigger event occurs on queue 1. After reading CCW0, the end-of-queue condition is recognized, the completion flag is set, and the queue becomes idle. A conversion is not performed.
• BQ2 (beginning of queue 2) is set beyond the end of the CCW table (64–127) and a trigger event occurs on queue 2. The end-of-queue condition is recognized immediately, the completion flag is set, and the queue becomes idle. A conversion is not performed.
NOTE: Multiple end-of-queue conditions may be recognized simultaneously, although there is no change in the QADC behavior. For example, if BQ2 is set to CCW0, CCW0 contains the EOQ code, and a trigger event occurs on queue 1, the QADC reads CCW0 and detects both end-of-queue conditions. The completion flag is set and queue 1 becomes idle.
Boundary conditions also exist for combinations of pause and end-of-queue. One case is when a pause bit is in one CCW and an end-of-queue condition is in the next CCW. The conversion specified by the CCW with the pause bit set completes normally. The pause flag is set. However, since the end-of-queue condition is recognized, the completion flag is also set and the queue status becomes idle, not paused. Examples of this situation include:
• The pause bit is set in CCW5 and the channel 63 (EOQ) code is in CCW6.
• The pause is in CCW63.
• During queue 1 operation, the pause bit is set in CCW20 and BQ2 points to CCW21.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
465
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Another pause and end-of-queue boundary condition occurs when the pause and an end-of-queue condition occur in the same CCW. Both the pause and end-of-queue conditions are recognized simultaneously. The end-of-queue condition has precedence so a conversion is not performed for the CCW and the pause flag is not set. The QADC sets the completion flag and the queue status becomes idle. Examples of this situation are:
• The pause bit is set in CCW10 and EOQ is programmed into
CCW10.
• During queue 1 operation, the pause bit set in CCW32, which is also BQ2.
18.10.3 Scan Modes
The QADC queuing mechanism allows the application to utilize different requirements for automatically scanning input channels.
In single-scan mode, a single pass through a sequence of conversions defined by a queue is performed. In continuous-scan mode, multiple passes through a sequence of conversions defined by a queue are executed. The possible modes are:
• Disabled mode and reserved mode
• Software-initiated single-scan mode
• External trigger single-scan mode
• External gated single-scan mode
• Interval timer single-scan mode
• Software-initiated continuous-scan mode
• External trigger continuous-scan mode
• External gated continuous-scan mode
• Periodic timer continuous-scan mode
These paragraphs describe single-scan and continuous-scan operations.
Technical Data
466 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
18.10.4 Disabled Mode
When the disabled mode is selected, the queue is not active. Trigger events cannot initiate queue execution. When both queue 1 and queue 2 are disabled, wait states are not encountered for IPbus accesses of the
RAM. When both queues are disabled, it is safe to change the QCLK prescaler values.
18.10.5 Reserved Mode
Reserved mode allows for future mode definitions. When the reserved mode is selected, the queue is not active. It functions the same as disabled mode.
18.10.6 Single-Scan Modes
When the application software wants to execute a single pass through a sequence of conversions defined by a queue, a single-scan queue operating mode is selected. By programming the MQ field in QACR1 or
QACR2, these modes can be selected:
• Software-initiated single-scan mode
• External trigger single-scan mode
• External gated single-scan mode
• Interval timer single-scan mode
NOTE: Queue 2 cannot be programmed for external gated single-scan mode.
In all single-scan queue operating modes, the software must also enable the queue to begin execution by writing the single-scan enable bit to a 1 in the queue’s control register. The single-scan enable bits, SSE1 and
SSE2, are provided for queue 1 and queue 2 respectively.
Until the single-scan enable bit is set, any trigger events for that queue are ignored. The single-scan enable bit may be set to a 1 during the write cycle, which selects the single-scan queue operating mode. The single-scan enable bit is set through software, but will always read as a 0. Once set, writing the single-scan enable bit to 0 has no effect. Only the QADC can clear the single-scan enable bit. The completion flag,
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
467
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC) completion interrupt, or queue status are used to determine when the queue has completed.
After the single-scan enable bit is set, a trigger event causes the QADC to begin execution with the first CCW in the queue. The single-scan enable bit remains set until the queue is completed. After the queue reaches completion, the QADC resets the single-scan enable bit to 0. If the single-scan enable bit is written to a 1 or a 0 by the software before the queue scan is complete, the queue is not affected. However, if the software changes the queue operating mode, the new queue operating mode and the value of the single-scan enable bit are recognized immediately. The conversion in progress is aborted and the new queue operating mode takes effect.
In the software-initiated single-scan mode, the writing of a 1 to the single-scan enable bit causes the QADC to generate a trigger event internally and the queue execution begins immediately. In the other single-scan queue operating modes, once the single-scan enable bit is written, the selected trigger event must occur before the queue can start.
The single-scan enable bit allows the entire queue to be scanned once.
A trigger overrun is captured if a trigger event occurs during queue execution in an edge-sensitive external trigger mode or a periodic/interval timer mode.
In the interval timer single-scan mode, the next expiration of the timer is the trigger event for the queue. After the queue execution is complete, the queue status is shown as idle. The software can restart the queue by setting the single-scan enable bit to a 1. Queue execution begins with the first CCW in the queue.
18.10.6.1 Software-Initiated Single-Scan Mode
Software can initiate the execution of a scan sequence for queues 1 or 2 by selecting the software-initiated single-scan mode, and writing the single-scan enable bit in QACR1 or QACR2. A trigger event is generated internally and the QADC immediately begins execution of the first CCW in the queue. If a pause occurs, another trigger event is generated internally, and then execution continues without pausing.
The QADC automatically performs the conversions in the queue until an end-of-queue condition is encountered. The queue remains idle until the software again sets the single-scan enable bit. While the time to
Technical Data
468 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control internally generate and act on a trigger event is very short, software can momentarily read the status conditions, indicating that the queue is paused. The trigger overrun flag is never set while in the software-initiated single-scan mode.
The software-initiated single-scan mode is useful in these applications:
• Allows software complete control of the queue execution
• Allows the software to easily alternate between several queue sequences
18.10.6.2 External Trigger Single-Scan Mode
The external trigger single-scan mode is available on both queue 1 and queue 2. The software programs the polarity of the external trigger edge that is to be detected, either a rising or a falling edge. The software must enable the scan to occur by setting the single-scan enable bit for the queue.
The first external trigger edge causes the queue to be executed one time. Each CCW is read and the indicated conversions are performed until an end-of-queue condition is encountered. After the queue is completed, the QADC clears the single-scan enable bit. Software may set the single-scan enable bit again to allow another scan of the queue to be initiated by the next external trigger edge.
The external trigger single-scan mode is useful when the input trigger rate can exceed the queue execution rate. Analog samples can be taken in sync with an external event, even though the software is not interested in data taken from every edge. The software can start the external trigger single-scan mode and get one set of data, and at a later time, start the queue again for the next set of samples.
When a pause bit is encountered during external trigger single-scan mode, another trigger event is required for queue execution to continue.
Software involvement is not needed to enable queue execution to continue from the paused state.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
469
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.10.6.3 External Gated Single-Scan Mode
The QADC provides external gating for queue 1 only. When external gated single-scan mode is selected, the input level on the associated external trigger pin enables and disables queue execution. The polarity of the external gated signal is fixed so only a high level opens the gate and a low level closes the gate. Once the gate is open, each CCW is read and the indicated conversions are performed until the gate is closed. Software must enable the scan to occur by setting the single-scan enable bit for queue 1. If a pause in a CCW is encountered, the pause flag does not become set, and execution continues without pausing.
While the gate is open, queue 1 executes one time. Each CCW is read and the indicated conversions are performed until an end-of-queue condition is encountered. When queue 1 completes, the QADC sets the completion flag (CF1) and clears the single-scan enable bit. Software may set the single-scan enable bit again to allow another scan of queue
1 to be initiated during the next open gate.
If the gate closes before queue 1 completes execution, the current CCW completes, execution of queue 1 stops, the single-scan enable bit is cleared, and the PF1 bit is set. Software can read the CWPQ1 to determine the last valid conversion in the queue. Software must set the single-scan enable bit again and should clear the PF1 bit before another scan of queue 1 is initiated during the next open gate. The start of queue
1 is always the first CCW in the CCW table.
Since the condition of the gate is only sampled after each conversion during queue execution, closing the gate for a period less than a conversion time interval does not guarantee the closure will be captured.
18.10.6.4 Interval Timer Single-Scan Mode
Both queues can use the periodic/interval timer in a single-scan queue operating mode. The timer interval can range from 128 to 128 KQCLK cycles in binary multiples. When the interval timer single-scan mode is selected and the software sets the single-scan enable bit in QACR1(2), the timer begins counting. When the time interval elapses, an internal trigger event is created to start the queue and the QADC begins execution with the first CCW.
Technical Data
470 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
The QADC automatically performs the conversions in the queue until a pause or an end-of-queue condition is encountered. When a pause occurs, queue execution stops until the timer interval elapses again, and queue execution continues. When the queue execution reaches an end-of-queue situation, the single-scan enable bit is cleared. Software may set the single-scan enable bit again, allowing another scan of the queue to be initiated by the interval timer.
The interval timer generates a trigger event whenever the time interval elapses. The trigger event may cause the queue execution to continue following a pause, or may be considered a trigger overrun. Once the queue execution is completed, the single-scan enable bit must be set again to enable the timer to count again.
Normally, only one queue will be enabled for interval timer single-scan mode and the timer will reset at the end-of-queue. However, if both queues are enabled for either single-scan or continuous interval timer mode, the end-of-queue condition will not reset the timer while the other queue is active. In this case, the timer will reset when both queues have reached end-of-queue. See
18.10.9 Periodic/Interval Timer
for a definition of interval timer reset conditions.
The interval timer single-scan mode can be used in applications which need coherent results, for example:
• When it is necessary that all samples are guaranteed to be taken during the same scan of the analog pins.
• When the interrupt rate in the periodic timer continuous-scan mode would be too high.
• In sensitive battery applications, where the single-scan mode uses less power than the software-initiated continuous-scan mode.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
471
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.10.7 Continuous-Scan Modes
When the application software wants to execute multiple passes through a sequence of conversions defined by a queue, a continuous-scan queue operating mode is selected. By programming the MQ1(2) field in
QACR1(2), these software-initiated modes can be selected:
• Software-initiated continuous-scan mode
• External trigger continuous-scan mode
• External gated continuous-scan mode
• Periodic timer continuous-scan mode
When a queue is programmed for a continuous-scan mode, the single-scan enable bit in the queue control register does not have any meaning or effect. As soon as the queue operating mode is programmed, the selected trigger event can initiate queue execution.
In the case of the software-initiated continuous-scan mode, the trigger event is generated internally and queue execution begins immediately.
In the other continuous-scan queue operating modes, the selected trigger event must occur before the queue can start. A trigger overrun is captured if a trigger event occurs during queue execution in the external trigger continuous-scan mode and the periodic timer continuous-scan mode.
After the queue execution is complete, the queue status is shown as idle.
Since the continuous-scan queue operating modes allow the entire queue to be scanned multiple times, software involvement is not needed to enable queue execution to continue from the idle state. The next trigger event causes queue execution to begin again, starting with the first CCW in the queue.
NOTE: Coherent samples are guaranteed. The time between consecutive conversions has been designed to be consistent. However, there is one exception. For queues that end with a CCW containing EOQ code
(channel 63), the last queue conversion to the first queue conversion requires one additional CCW fetch cycle. Therefore continuous samples are not coherent at this boundary.
In addition, the time from trigger to first conversion can not be guaranteed since it is a function of clock synchronization, programmable trigger events, queue priorities, and so on.
Technical Data
472 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
18.10.7.1 Software-Initiated Continuous-Scan Mode
When the software-initiated continuous-scan mode is programmed, the trigger event is generated automatically by the QADC. Queue execution begins immediately. If a pause is encountered, another trigger event is generated internally, and then execution continues without pausing.
When the end-of-queue is reached, another internal trigger event is generated and queue execution begins again from the beginning of the queue.
While the time to internally generate and act on a trigger event is very short, software can momentarily read the status conditions, indicating that the queue is idle. The trigger overrun flag is never set while in the software-initiated continuous-scan mode.
The software-initiated continuous-scan mode keeps the result registers updated more frequently than any of the other queue operating modes.
The software can always read the result table to get the latest converted value for each channel. The channels scanned are kept up to date by the
QADC without software involvement. Software can read a result value at any time.
The software-initiated continuous-scan mode may be chosen for either queue, but is normally used only with queue 2. When the software-initiated continuous-scan mode is chosen for queue 1, that queue operates continuously and queue 2, being lower in priority, never gets executed. The short interval of time between a queue 1 completion and the subsequent trigger event is not sufficient to allow queue 2 execution to begin.
The software-initiated continuous-scan mode is a useful choice with queue 2 for converting channels that do not need to be synchronized to anything, or for the slow-to-change analog channels. Interrupts are normally not used with the software-initiated continuous-scan mode.
Rather, the software reads the latest conversion result from the result table at any time. Once initiated, software action is not needed to sustain conversions of channel.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
473
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.10.7.2 External Trigger Continuous-Scan Mode
The QADC provides external trigger pins for both queues. When the external trigger software-initiated continuous-scan mode is selected, a transition on the associated external trigger pin initiates queue execution. The polarity of the external trigger signal is programmable, so that the software can select a mode which begins queue execution on the rising or falling edge. Each CCW is read and the indicated conversions are performed until an end-of-queue condition is encountered. When the next external trigger edge is detected, the queue execution begins again automatically. Software initialization is not needed between trigger events.
When a pause bit is encountered in external trigger continuous-scan mode, another trigger event is required for queue execution to continue.
Software involvement is not needed to enable queue execution to continue from the paused state.
Some applications need to synchronize the sampling of analog channels to external events. There are cases when it is not possible to use software initiation of the queue scan sequence, since interrupt response times vary.
18.10.7.3 External Gated Continuous-Scan Mode
The QADC provides external gating for queue 1 only. When external gated continuous-scan mode is selected, the input level on the associated external trigger pin enables and disables queue execution.
The polarity of the external gated signal is fixed so a high level opens the gate and a low level closes the gate. Once the gate is open, each CCW is read and the indicated conversions are performed until the gate is closed. When the gate opens again, the queue execution automatically begins again from the beginning of the queue. Software initialization is not needed between trigger events. If a pause in a CCW is encountered, the pause flag does not become set, and execution continues without pausing.
The purpose of external gated continuous-scan mode is to continuously collect digitized samples while the gate is open and to have the most recent samples available. It is up to the programmer to ensure that the queue is large enough so that a maximum gate open time will not reach
Technical Data
474 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control an end-of-queue. However it is useful to take advantage of a smaller queue in the manner described in the next paragraph.
In the event that the queue completes before the gate closes, a completion flag will be set and the queue will roll over to the beginning and continue conversions until the gate closes. If the gate remains open and the completion flag is not cleared, when the queue completes a second time the trigger overrun flag will be set and the queue will roll-over again. The queue will continue to execute until the gate closes or the mode is disabled.
If the gate closes before queue 1 completes execution, the current CCW completes execution of queue 1 stops and QADC sets the PF1 bit to indicate an incomplete queue. Software can read the CWPQ1 to determine the last valid conversion in the queue. In this mode, if the gate opens again, execution of queue 1 begins again. The start of queue 1 is always the first CCW in the CCW table. Since the condition of the gate is only sampled after each conversion during queue execution, closing the gate for a period less than a conversion time interval does not guarantee the closure will be captured.
18.10.7.4 Periodic Timer Continuous-Scan Mode
The QADC includes a dedicated periodic timer for initiating a scan sequence on queue 1 and/or queue 2. Software selects a programmable timer interval ranging from 128 to 128K times the QCLK period in binary multiples. The QCLK period is prescaled down from the IPbus MCU clock.
When a periodic timer continuous-scan mode is selected for queue 1 and/or queue 2, the timer begins counting. After the programmed interval elapses, the timer generated trigger event starts the appropriate queue. Meanwhile, the QADC automatically performs the conversions in the queue until an end-of-queue condition or a pause is encountered.
When a pause occurs, the QADC waits for the periodic interval to expire again, then continues with the queue. Once end-of-queue has been detected, the next trigger event causes queue execution to begin again with the first CCW in the queue.
The periodic timer generates a trigger event whenever the time interval elapses. The trigger event may cause the queue execution to continue following a pause or queue completion, or may be considered a trigger
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
475
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC) overrun. As with all continuous-scan queue operating modes, software action is not needed between trigger events. Since both queues may be triggered by the periodic/interval timer, see
Timer for a summary of periodic/interval timer reset conditions.
Software enables the completion interrupt when using the periodic timer continuous-scan mode. When the interrupt occurs, the software knows that the periodically collected analog results have just been taken. The software can use the periodic interrupt to obtain nonanalog inputs as well, such as contact closures, as part of a periodic look at all inputs.
18.10.8 QADC Clock (QCLK) Generation
Figure 18-42 is a block diagram of the clock subsystem. The QCLK
provides the timing for the A/D converter state machine which controls the timing of the conversion. The QCLK is also the input to a 17-stage binary divider which implements the periodic/interval timer. To retain the specified analog conversion accuracy, the QCLK frequency (f
QCLK
)
must be within the tolerance specified in Section 22. Electrical
Before using the QADC, the software must initialize the prescaler with values that put the QCLK within the specified range. Though most software applications initialize the prescaler once and do not change it, write operations to the prescaler fields are permitted.
NOTE: For software compatibility with earlier versions of QADC, the definition of
PSL, PSH, and PSA have been maintained. However, the requirements on minimum time and minimum low time no longer exist.
CAUTION: A change in the prescaler value while a conversion is in progress is likely to corrupt the result from any conversion in progress. Therefore, any prescaler write operation should be done only when both queues are in the disabled modes.
Technical Data
476 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
SYSTEM CLOCK (f sys
)
ZERO
DETECT
[5]
5-BIT
DOWN COUNTER
LOAD PSH
CLOCK
GENERATE
QCLK f sys
/2 to f sys
/40
HIGH-TIME
CYCLES (PSH) [5]
[3]
ONE’S COMPLEMENT
COMPARE
SET QCLK
LOW-TIME
CYCLES (PSL) [3]
INPUT SAMPLE TIME
FROM CCW [2] ATD CONVERTER
STATE MACHINE
SAR CONTROL
SAR [10]
BINARY COUNTER
27 28 29 210 211 212 213 214 215 216 217
QUEUE1 AND QUEUE2 TIMER
MODE RATE SELECTION [8]
PERIODIC/INTERVAL TRIGGER
EVENT FOR Q1 AND Q2 [2]
PERIODIC TIMER/INTERVAL TIMER
SELECT
Figure 18-42. QADC Clock Subsystem Functions
To accommodate wide variations of the main MCU clock frequency
(IPbus system clock – f sys
), QCLK is generated by a programmable prescaler which divides the MCU system clock. To allow the A/D conversion time to be maximized across the spectrum of system clock frequencies, the QADC prescaler permits the frequency of QCLK to be software selectable. It also allows the duty cycle of the QCLK waveform to be programmable.
The software establishes the basic high phase of the QCLK waveform with the PSH (prescaler clock high time) field in QACR0 and selects the basic low phase of QCLK with the PSL (prescaler clock low time) field.
The combination of the PSH and PSL parameters establishes the frequency of the QCLK.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
477
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Technical Data
478
NOTE: The guideline for selecting PSH and PSL is to maintain approximately
50 percent duty cycle; for prescaler values less than 16 or PSH ~=PSL.
For prescaler values greater than 16, keep PSL as large as possible.
Figure 18-42 shows that the prescaler is essentially a variable pulse
width signal generator. A 5-bit down counter, clocked at the system clock rate, is used to create both the high phase and the low phase of the
QCLK signal. At the beginning of the high phase, the 5-bit counter is loaded with the 5-bit PSH value. When the 0 detector finds that the high phase is finished, the QCLK is reset. A 3-bit comparator looks for a one’s complement match with the 3-bit PSL value, which is the end of the low phase of the QCLK.
These equations define QCLK frequency: high QCLK time = (PSH + 1) ÷ f sys low QCLK time = (PSL + 1) ÷ f sys f
QCLK
= 1 ÷ (high QCLK time + low QCLK time)
Where:
PSH = 0 to 31, the prescaler QCLK high cycles in QACR0
PSL = 0 to 7, the prescaler QCLK low cycles in QACR0 f sys
= system clock frequency f
QCLK
= QCLK frequency
These are equations for calculating the QCLK high and low phases in example 1: high QCLK time = (11 + 1) ÷ 40
×
10
6
= 300 ns low QCLK time = (7 + 1) ÷ 40
×
10
6
= 200 ns f
QCLK
= 1/(300 + 200) = 2 MHz
These are equations for calculating the QCLK high and low phases in example 2: high QCLK time = (7 + 1) ÷ 32
×
10
6
= 250 ns low QCLK time = (7 + 1) ÷ 32
×
10
6
= 250 ns f
QCLK
= 1/(250 + 250) = 2 MHz
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
Figure 18-43 and Table 18-15 show examples of QCLK
programmability. The examples include conversion times based on this assumption:
Input sample time is as fast as possible (IST = 0, 2 QCLK cycles).
also show the conversion time calculated for a single conversion in a queue. For other MCU system clock frequencies and other input sample times, the same calculations can be made.
SYSTEM
CLOCK (f sys
)
QCLK
EXAMPLE 1
QCLK
EXAMPLE 2
20 CYCLES
Figure 18-43. QADC Clock Programmability Examples
Table 18-15. QADC Clock Programmability
Control Register 0 Information
Example Number
1
2
Frequency PSH PSL
40 MHz
32 MHz
11
7
7
7
QCLK
(MHz)
2.0
2.0
Input Sample Time
IST = Binary 00
Conversion Time
(
µ s)
7.0
7.0
NOTE: PSA is maintained for software compatibility but has no functional benefit to this version of the module.
The MCU system clock frequency is the basis of the QADC timing. The
QADC requires that the system clock frequency be at least twice the
QCLK frequency. The QCLK frequency is established by the combination of the PSH and PSL parameters in QACR0. The 5-bit PSH field selects the number of system clock cycles in the high phase of the
QCLK wave. The 3-bit PSL field selects the number of system clock cycles in the low phase of the QCLK wave.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
479
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Example 1 in
shows that when PSH = 11, the QCLK remains high for 12 cycles of the system clock. It also shows that when
PSL = 7, the QCLK remains low for eight system clock cycles. In
Example 2, PSH = 7, and the QCLK remains high for eight cycles of the system clock. It also shows that when PSL = 7, the QCLK remains low for eight system clock cycles.
18.10.9 Periodic/Interval Timer
The on-chip periodic/interval timer can be used to generate trigger events at a programmable interval, initiating execution of queue 1 and/or queue 2. The periodic/interval timer stays reset under these conditions:
• Both queue 1 and queue 2 are programmed to any mode which does not use the periodic/interval timer.
• IPbus system reset is asserted.
• Stop mode is selected.
• Debug mode is selected.
NOTE: Interval timer single-scan mode does not use the periodic/interval timer until the single-scan enable bit is set.
These conditions will cause a pulsed reset of the periodic/interval timer during use:
• A queue 1 operating mode change to a mode which uses the periodic/interval timer, even if queue 2 is already using the timer
• A queue 2 operating mode change to a mode which uses the periodic/interval timer, provided queue 1 is not in a mode which uses the periodic/interval timer
• Roll over of the timer
During the low-power stop mode, the periodic/interval timer is held in reset. Since low-power stop mode causes QACR1 and QACR2 to be reset to 0, a valid periodic or interval timer mode must be written after stop mode is exited to release the timer from reset.
When the IPbus internal FREEZE line is asserted and a periodic or interval timer mode is selected, the timer counter is reset after the conversion in progress completes. When the periodic or interval timer
Technical Data
480 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control mode has been enabled (the timer is counting), but a trigger event has not been issued, the debug mode takes effect immediately, and the timer is held in reset. When the internal FREEZE line is negated, the timer counter starts counting from the beginning. Refer to
for more information.
18.10.10 Conversion Command Word Table
The conversion command word (CCW) table is a RAM, 64 words long on 16-bit address boundaries where 10 bits of each entry are implemented. A CCW can be programmed by the software to request a conversion of one analog input channel. The CCW table is written by software and is not modified by the QADC. Each CCW requests the conversion of an analog channel to a digital result. The CCW specifies the analog channel number, the input sample time, and whether the queue is to pause after the current CCW. The 10 implemented bits of the
CCW word are read/write data, where they may be written when the software initializes the QADC. The remaining six bits are unimplemented so these read as 0s, and write operations have no effect. Each location in the CCW table corresponds to a location in the result word table.
When a conversion is completed for a CCW entry, the 10-bit result is written in the corresponding result word entry. The QADC provides 64
CCW table entries.
The beginning of queue 1 is the first location in the CCW table. The first location of queue 2 is specified by the beginning of queue 2 pointer
(BQ2) in QACR2. To dedicate the entire CCW table to queue 1, queue
2 is programmed to be in the disabled mode, and BQ2 is programmed to
64 or greater. To dedicate the entire CCW table to queue 2, queue 1 is programmed to be in the disabled mode, and BQ2 is specified as the first location in the CCW table.
Figure 18-44 illustrates the operation of the queue structure.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
481
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Technical Data
482
00
CONVERSION COMMAND
WORD (CCW) TABLE
BEGINNING OF QUEUE 1
RESULT WORD TABLE
00
•
•
•
END OF QUEUE 1
BEGINNING OF QUEUE 2
CHANNEL SELECT,
SAMPLE, HOLD,
A/D CONVERSION
•
•
•
63
•
•
•
END OF QUEUE 2
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
•
•
•
63
9
P
10-BIT CONVERSION COMMAND
WORD FORMAT
8
BYP
[7:6]
IST
[5:0]
CHAN
P — PAUSE AFTER CONVERSION
UNTIL NEXT TRIGGER
BYP — BYPASS BUFFER AMPLIFIER
IST — INPUT SAMPLE TIME
CHAN — CHANNEL NUMBER AND
END-OF-QUEUE CODE
10-BIT RESULT, READABLE IN
THREE 16-BIT FORMATS
15 14 13 12 11 10
0 0 0 0 0 0
[9:0]
RESULT
RIGHT-JUSTIFIED, UNSIGNED RESULT
S
[15:6]
RESULT 0
[5:0]
0 0 0 0 0
LEFT-JUSTIFIED, SIGNED RESULT
[15:6] [5:0]
RESULT 0 0 0 0 0 0
LEFT-JUSTIFIED, UNSIGNED RESULT
Figure 18-44. QADC Conversion Queue Operation
To prepare the QADC for a scan sequence, the software writes to the
CCW table to specify the desired channel conversions. The software also establishes the criteria for initiating the queue execution by programming the queue operating mode. The queue operating mode determines what type of trigger event causes queue execution to begin.
A trigger event refers to any of the ways to cause the QADC to begin executing the CCWs in a queue or subqueue. An external trigger is only one of the possible trigger events.
A scan sequence may be initiated by:
• A software command
• Expiration of the periodic/interval timer
• External trigger signal
• External gated signal (queue 1 only)
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
The software also specifies whether the QADC is to perform a single pass through the queue or is to scan continuously. When a single-scan mode is selected, the software selects the queue operating mode and sets the single-scan enable bit. When a continuous-scan mode is selected, the queue remains active in the selected queue operating mode after the QADC completes each queue scan sequence.
During queue execution, the QADC reads each CCW from the active queue and executes conversions in four stages:
• Initial sample
• Final sample
• Resolution
During initial sample, a buffered version of the selected input channel is connected to the sample capacitor at the input of the sample buffer amplifier.
During the final sample period, the sample buffer amplifier is bypassed, and the multiplexer input charges the sample capacitor directly. Each
CCW specifies a final input sample time of 2, 4, 8, or 16 QCLK cycles.
When an analog-to-digital conversion is complete, the result is written to the corresponding location in the result word table. The QADC continues to sequentially execute each CCW in the queue until the end of the queue is detected or a pause bit is found in a CCW.
When the pause bit is set in the current CCW, the QADC stops execution of the queue until a new trigger event occurs. The pause status flag bit is set, which may cause an interrupt to notify the software that the queue has reached the pause state. After the trigger event occurs, the paused state ends and the QADC continues to execute each CCW in the queue until another pause is encountered or the end of the queue is detected.
The end-of-queue condition is indicated by:
• The CCW channel field is programmed with 63 ($3F) to specify the end of the queue.
• The end-of-queue 1 is implied by the beginning of queue 2, which is specified in the BQ2 field in QACR2.
• The physical end of the queue RAM space defines the end of either queue.
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
483
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
When any of the end-of-queue conditions is recognized, a queue completion flag is set, and if enabled, an interrupt is issued to the software. These situations prematurely terminate queue execution:
• Since queue 1 is higher in priority than queue 2, when a trigger event occurs on queue 1 during queue 2 execution, the execution of queue 2 is suspended by aborting the execution of the CCW in progress, and the queue 1 execution begins. When queue 1 execution is completed, queue 2 conversions restart with the first
CCW entry in queue 2 or the first CCW of the queue 2 subqueue being executed when queue 2 was suspended. Alternately, conversions can restart with the aborted queue 2 CCW entry. The
RESUME bit in QACR2 allows the software to select where queue 2 begins after suspension. By choosing to re-execute all of the suspended queue 2 queue and subqueue CCWs, all of the samples are guaranteed to have been taken during the same scan pass. However, a high trigger event rate for queue 1 can prohibit the completion of queue 2. If this occurs, the software may choose to begin execution of queue 2 with the aborted CCW entry.
• Software can change the queue operating mode to disabled mode. Any conversion in progress for that queue is aborted.
Putting a queue into the disabled mode does not power down the converter.
• Software can change the queue operating mode to another valid mode. Any conversion in progress for that queue is aborted. The queue restarts at the beginning of the queue, once an appropriate trigger event occurs.
• For low-power operation, software can set the stop mode bit to prepare the module for a loss of clocks. The QADC aborts any conversion in progress when the stop mode is entered.
• When the freeze enable bit is set by software and the IPbus internal FREEZE line is asserted, the QADC freezes at the end of the conversion in progress. When internal FREEZE is negated, the QADC resumes queue execution beginning with the next
CCW entry. Refer to
for more information.
Technical Data
484 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Digital Control
18.10.11 Result Word Table
The result word table is a RAM, 64 words long and 10 bits wide. An entry is written by the QADC after completing an analog conversion specified by the corresponding CCW table entry. Software can read or write the result word table, but in normal operation, the software reads the result word table to obtain analog conversions from the QADC.
Unimplemented bits are read as 0s, and write operations do not have any effect.
While there is only one result word table, the data can be accessed in three different data formats:
• Right justified in the 16-bit word, with 0s in the higher order unused bits
• Left justified, with the most significant bit inverted to form a sign bit, and 0s in the unused lower order bits
• Left justified, with 0s in the lower order unused bits
The left justified, signed format corresponds to a half-scale, offset binary, two’s complement data format. The data is routed onto the IPbus according to the selected format. The address used to access the table determines the data alignment format. All write operations to the result word table are right justified.
The three result data formats are produced by routing the RAM bits onto the data bus. The software chooses among the three formats by reading the result at the memory address which produces the desired data alignment.
The result word table is read/write accessible by software. During normal operation, applications software only needs to read the result table.
Write operations to the table may occur during test or debug breakpoint operation. When locations in the CCW table are not used by an application, software could use the corresponding locations in the result word table as scratch pad RAM, remembering that only 10 bits are implemented. The result alignment is only implemented for software read operations. Since write operations are not the normal use for the result registers, only one write data format is supported, which is right justified data.
NOTE: Some write operations, like bit manipulation, may not operate as expected because the hardware cannot access a true 16-bit value.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
485
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.11 Pin Connection Considerations
The QADC requires accurate, noise-free input signals for proper operation. This section discusses the design of external circuitry to maximize QADC performance.
18.11.1 Analog Reference Pins
No A/D converter can be more accurate than its analog reference. Any noise in the reference can result in at least that much error in a conversion. The reference for the QADC, supplied by pins V
RH
and V
RL
, should be low-pass filtered from its source to obtain a noise-free, clean signal. In many cases, simple capacitive bypassing may suffice. In extreme cases, inductors or ferrite beads may be necessary if noise or
RF energy is present. Series resistance is not advisable since there is an effective dc current requirement from the reference voltage by the internal resistor string in the RC DAC array. External resistance may introduce error in this architecture under certain conditions. Any series devices in the filter network should contain a minimum amount of DC resistance.
For accurate conversion results, the analog reference voltages must be within the limits defined by V
DDA
and V
SSA
, as explained in this subsection.
18.11.2 Analog Power Pins
The analog supply pins (V
DDA
and V
SSA
) define the limits of the analog reference voltages (V
RH
and V
RL
) and of the analog multiplexer inputs.
Figure 18-45 is a diagram of the analog input circuitry.
Since the sample amplifier is powered by V
DDA
and V
SSA
, it can accurately transfer input signal levels up to but not exceeding V
DDA
and down to but not below V
SSA
. If the input signal is outside of this range, the output from the sample amplifier is clipped.
In addition, V
RH
and V
RL
must be within the range defined by V
DDA
and
V
SSA
. As long as V
RH
is less than or equal to V
DDA
and V
RL
is greater than or equal to V
SSA
and the sample amplifier has accurately transferred the input signal, resolution is ratiometric within the limits
Technical Data
486 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Pin Connection Considerations
V
DDA V
RH
16 CHANNELS TOTAL
SAMPLE
AMP
S/H
RC DAC
COMPARATOR
CP
VSSA
VRL
Figure 18-45. Equivalent Analog Input Circuitry defined by V
RL
and V
RH
. If V
RH
is greater than V
DDA
, the sample amplifier can never transfer a full-scale value. If V
RL
is less than V
SSA
, the sample amplifier can never transfer a 0 value.
In addition, V
RH
and V
RL
must be within the range defined by V
DDA
and
V
SSA
. As long as V
RH
is less than or equal to V
DDA
and V
RL
is greater than or equal to V
SSA
and the sample amplifier has accurately transferred the input signal, resolution is ratiometric within the limits defined by V
RL
and V
RH
. If V
RH
is greater than V
DDA
, the sample amplifier can never transfer a full-scale value. If V
RL
is less than V
SSA
, the sample amplifier can never transfer a 0 value.
shows the results of reference voltages outside the range defined by V
DDA
and V
SSA
. At the top of the input signal range, V
DDA
is
10 mV lower than V
RH
. This results in a maximum obtainable 10-bit conversion value of $3FE. At the bottom of the signal range, V
SSA
is
15 mV higher than V
RL
, resulting in a minimum obtainable 10-bit conversion value of three.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
487
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
3FF
3FE
3FD
3FC
3FB
3FA
8
7
6
5
4
3
2
1
0 .010
.020
.030
5.100
5.110
5.120
INPUTS IN VOLTS (V
RH
= 5.120 V, V
RL
= 0 V)
5.130
Figure 18-46. Errors Resulting from Clipping
18.11.3 Conversion Timing Schemes
This section contains some conversion timing examples.
shows the timing for basic conversions where it is assumed that:
• Q1 begins with CCW0 and ends with CCW3.
• CCW0 has pause bit set.
• CCW1 does not have pause bit set.
• External trigger rise edge for Q1.
• CCW4 = BQ2 and Q2 is disabled.
• Q1 Res shows relative result register updates.
Recall that when QS = 0, both queues are disabled, when QS = 8, queue 1 is active and queue 2 is idle, and when QS = 4, queue 1 is paused and queue 2 is disabled.
Technical Data
488 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Pin Connection Considerations
CONVERSION TIME
Š 14 QCLKS
QCLK
TRIG1
EOC
QS 0
CWP LAST
CWPQ1 LAST
8
TIME BETWEEN
TRIGGERS
CCW0
4
CONVERSION TIME
Š 14 QCLKS
CCW1
8
CCW2
CCW1 CCW0
Q1 RES R0 R1
Figure 18-47. External Positive Edge Trigger Mode Timing With Pause
A time separator is provided between the triggers and the end of conversion (EOC). The relationship to QCLK displayed is not guaranteed.
CWPQ1 and CWPQ2 typically lag CWP and only match CWP when the associated queue is inactive. Another way to view CWPQ1(2) is that these registers update when EOC triggers the result register to be written.
In the case with the pause bit set (CCW0), CWP does not increment until triggered. In the case with the pause bit clear (CCW1), the CWP increments with the EOC.
The conversion results Q1 Res(x) show the result associated with
CCW(x). So that R0 represents the result associated with CCW0.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
489
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Figure 18-48 shows the timing for conversions in gated mode single
scan with same assumptions in example 1 except:
• No pause bits set in any CCW
• External trigger gated mode single scan for Q1
• Single scan bit is set.
When the gate closes and opens again, the conversions start with the first CCW in Q1.
When the gate closes, the active conversion completes before the queue goes idle.
When Q1 completes both the CF1 bit sets and the SSE bit clears.
A proposed amended definition for the PF bit in this mode, to reflect the condition that a gate closing occurred before the queue completed, is under consideration.
Figure 18-49 shows the timing for conversions in gated mode
continuous scan with the same assumptions as in
At the end of Q1,the completion flag CF1 sets and the queue restarts. If the queue starts a second time and completes, the trigger overrun flag
TOR1 sets.
18.11.4 Analog Supply Filtering and Grounding
Two important factors influencing performance in analog integrated circuits are supply filtering and grounding. Generally, digital circuits use bypass capacitors on every V
DD
/V
SS
pin pair. This applies to analog subsystems or submodules also. Equally important as bypassing is the distribution of power and ground.
Technical Data
490 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Pin Connection Considerations
TRIG1 (GATE)
EOC
QS 0 8 0 8
CWP LAST CCW0
CWPQ1
Q1 RES
LAST
LAST
CCW0
R0
CCW1
CCW1
R1
CCW0 CCW1 CCW2 CCW3
CCW0 CCW1 CCW2 CCW3
R0 R1 R2 R3
TRIG1
(GATE)
EOC
QS 0
SSE
SOFTWARE MUST SET SSE.
CF1
PF1
SOFTWARE MUST CLEAR PF1.
Figure 18-48. Gated Mode, Single Scan Timing
8
CWP LAST
CSPQ1
Q1 RES
LAST
CCW0
CF1
TOR1
CCW1
CCW0
CCW2
CCW1
R0 R1
QUEUE RESTART
CCW3
CCW2
R2
CCW0
CCW3
R3
QUEUE RESTART
Figure 18-49. Gated Mode, Continuous Scan Timing
CCW3
CCW2
R2
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
0
CCW0
CCW3
R3
Technical Data
491
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Analog supplies should be isolated from digital supplies as much as possible. This necessity stems from the higher performance requirements often associated with analog circuits. Therefore, deriving an analog supply from a local digital supply is not recommended.
However, if for economic reasons digital and analog power are derived from a common regulator, filtering of the analog power is recommended in addition to the bypassing of the supplies already mentioned. For example, an RC low pass filter could be used to isolate the digital and analog supplies when generated by a common regulator. If multiple high precision analog circuits are locally employed (for example, two A/D converters), the analog supplies should be isolated from each other as sharing supplies introduces the potential for interference between analog circuits.
Grounding is the most important factor influencing analog circuit performance in mixed signal systems (or in standalone analog systems).
Close attention must be paid not to introduce additional sources of noise into the analog circuitry. Common sources of noise include ground loops, inductive coupling, and combining digital and analog grounds together inappropriately.
The problem of how and when to combine digital and analog grounds arises from the large transients which the digital ground must handle. If the digital ground is not able to handle the large transients, the current from the large transients can return to ground through the analog ground. It is the excess current overflowing into the analog ground which causes performance degradation by developing a differential voltage between the true analog ground and the microcontroller’s ground pin.
The end result is that the ground observed by the analog circuit is no longer true ground and often ends in skewed results.
Two similar approaches designed to improve or eliminate the problems associated with grounding excess transient currents involve star-point ground systems. One approach is to star-point the different grounds at the power supply origin, thus keeping the ground isolated. Refer to
Another approach is to star-point the different grounds near the analog ground pin on the microcontroller by using small traces for connecting the non-analog grounds to the analog ground. The small traces are meant only to accommodate dc differences, not ac transients.
Technical Data
492 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Pin Connection Considerations
NOTE: This star-point scheme still requires adequate grounding for digital and analog subsystems in addition to the star-point ground.
ANALOG POWER SUPPLY DIGITAL POWER SUPPLY
+5 V AGND +5 V PGND +5 V
V
SS
QADC
V
DD
PCB
Figure 18-50. Star-Ground at the Point of Power Supply Origin
Other suggestions for PCB layout in which the QADC is employed include:
• Analog ground must be low impedance to all analog ground points in the circuit.
• Bypass capacitors should be as close to the power pins as possible.
• The analog ground should be isolated from the digital ground. This can be done by cutting a separate ground plane for the analog ground.
• Non-minimum traces should be utilized for connecting bypass capacitors and filters to their corresponding ground/power points.
• Minimum distance for trace runs when possible.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
493
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
18.11.5 Accommodating Positive/Negative Stress Conditions
Positive or negative stress refers to conditions which exceed nominally defined operating limits. Examples include applying a voltage exceeding the normal limit on an input (for example, voltages outside of the suggested supply/reference ranges) or causing currents into or out of the pin which exceed normal limits. QADC specific considerations are voltages greater than V
DDA
, V
RH
, or less than V
SSA
applied to an analog input which cause excessive currents into or out of the input. Refer to
Section 22. Electrical Specifications for more information on exact
magnitudes.
Either stress conditions can potentially disrupt conversion results on neighboring inputs. Parasitic devices, associated with CMOS processes, can cause an immediate disruptive influence on neighboring pins. Common examples of parasitic devices are diodes to substrate and bipolar devices with the base terminal tied to substrate (V
SSI
/V
SSA ground). Under stress conditions, current injected on an adjacent pin can cause errors on the selected channel by developing a voltage drop across the selected channel’s impedances.
Figure 18-51 shows an active parasitic bipolar NPN transistor when an
input pin is subjected to negative stress conditions.
positive stress conditions can activate a similar PNP transistor.
V
In
V
Stress
+
R
R
Stress
I
INJN
10 K
AN n
Selected
I
In
PIN UNDER
PARASITIC
DEVICE
STRESS
AN n+1
ADJACENT
PIN
Figure 18-51. Input Pin Subjected to Negative Stress
V
Stress
+
R
Stress
I
INJP
AN n
10 K
R
Selected
I
In
DEVICE
PIN UNDER
PARASITIC
STRESS
AN n+1
ADJACENT
PIN
V
In
V
DDA
Technical Data
494
Figure 18-52. Input Pin Subjected to Positive Stress
Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Pin Connection Considerations
The current into the pin (I
INJN
or I
INJP
) under negative or positive stress is determined by these equations:
I
INJN
=
–
(
V –
R
Stress
V
BE
)
I
INJP
=
V – V
EB
– V
---------------------------------------------------------------
R
Stress where:
V
Stress
V
EB
V
BE
= Adjustable voltage source
= Parasitic PNP emitter/base voltage
= Parasitic NPN base/emitter voltage
R
Stress
= Source impedance (10 K resistor in
Figure 18-52 on stressed channel)
R
Selected
= Source impedance on channel selected for conversion
The current into (I
In
) the neighboring pin is determined by the K
N
(current coupling ratio) of the parasitic bipolar transistor (K
N
‹‹ 1). The I
In
can be expressed by this equation:
I
In
= – K
N
* I
INJ where:
I
INJ
is either I
INJN
or I
INJP
.
A method for minimizing the impact of stress conditions on the QADC is to strategically allocate QADC inputs so that the lower accuracy inputs are adjacent to the inputs most likely to see stress conditions.
Also, suitable source impedances should be selected to meet design goals and minimize the effect of stress conditions.
18.11.6 Analog Input Considerations
The source impedance of the analog signal to be measured and any intermediate filtering should be considered whether external
multiplexing is used or not. Figure 18-53 shows the connection of eight
typical analog signal sources to one QADC analog input pin through a separate multiplexer chip. Also, an example of an analog signal source connected directly to a QADC analog input channel is displayed.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
495
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
~
ANALOG SIGNAL SOURCE
RSource 2
~
C Source
RSource 2
~
C Source
RSource 2
~
C Source
RSource 2
~
C Source
RSource 2
~
C Source
RSource 2
~
C Source
RSource 2
~
C Source
RSource 2
~
C Source
0.01 mF
1
R Filter 2
C Filter
0.01 mF
1
R Filter 2
C Filter
0.01 mF
1
R Filter 2
C Filter
0.01 mF
1
C Filter
FILTERING AND
INTERCONNECT
R Filter 2
0.01 mF
1
R Filter 2
C Filter
0.01 mF
1
R Filter 2
C Filter
0.01 mF
1
R Filter 2
C Filter
0.01 mF
1
R Filter 2
C Filter
(MC54HC4051, MC74HC4051,
MC54HC4052, MC74HC4052,
CMUXIN
CMUXIN
CMUXIN
CMUXIN
CMUXIN
CMUXIN
CMUXIN
CMUXIN
TYPICAL MUX CHIP
MC54HC4053, ETC.)
R MUXOUT
C MUXOUT
INTERCONNECT
CPCB
QADC
CP CSAMP
C
In
= C
P
+ C
SAMP
RSource 2
C Source
R Filter 2
0.0
1
mF
1
C Filter
Notes:
1. Typical value
2. R
Filter
Typically 10 K
Ω
–20 K
Ω
.
CPCB
Figure 18-53. External Multiplexing of Analog Signal Sources
CP CSAMP
Technical Data
496 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Pin Connection Considerations
18.11.7 Analog Input Pins
Analog inputs should have low ac impedance at the pins. Low ac impedance can be realized by placing a capacitor with good high frequency characteristics at the input pin of the part. Ideally, that capacitor should be as large as possible (within the practical range of capacitors that still have good high-frequency characteristics). This capacitor has two effects:
• It helps attenuate any noise that may exist on the input.
• It sources charge during the sample period when the analog signal source is a high-impedance source.
Series resistance can be used with the capacitor on an input pin to implement a simple RC filter. The maximum level of filtering at the input pins is application dependent and is based on the bandpass characteristics required to accurately track the dynamic characteristics of an input. Simple RC filtering at the pin may be limited by the source impedance of the transducer or circuit supplying the analog signal to be measured. (See
18.11.7.2 Error Resulting from Leakage ). In some
cases, the size of the capacitor at the pin may be very small.
Figure 18-54 is a simplified model of an input channel. Refer to this
model in the following discussion of the interaction between the external circuitry and the circuitry inside the QADC.
SOURCE
R
SRC
EXTERNAL FILTER
RF
V
SRC
C
F
INTERNAL CIRCUIT MODEL
S1
AMP
C
P
S2
C
SAMP
S3
V
I
V
SRC
= Source voltage
R
SRC
= Source impedance
RF
CF
= Filter impedance
= Filter capacitor
CP = Internal parasitic capacitance
C
SAMP
= Sample capacitor
VI = Internal voltage source during sample and hold
Figure 18-54. Electrical Model of an A/D Input Pin
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
497
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
In
F
, R
SRC
and C
F
comprise the external filter circuit. C
P is the internal parasitic capacitor. C
Samp
is the capacitor array used to sample and hold the input voltage. V
I is an internal voltage source used to provide charge to C samp
during sample phase.
The following paragraphs provide a simplified description of the interaction between the QADC and the user’s external circuitry. This circuitry is assumed to be a simple RC low-pass filter passing a signal from a source to the QADC input pin. These simplifying assumptions are made:
• The external capacitor is perfect (no leakage, no significant dielectric absorption characteristics, etc.)
• All parasitic capacitance associated with the input pin is included in the value of the external capacitor.
• Inductance is ignored.
• The "on" resistance of the internal switches is 0 ohms and the "off" resistance is infinite.
18.11.7.1 Settling Time for the External Circuit
The values for R
SRC
, R
F
, and C
F
in the user's external circuitry determine the length of time required to charge C
F
to the source voltage level (V
SRC
). At time t = 0, V src
changes in
while S1 is open, disconnecting the internal circuitry from the external circuitry.
Assume that the initial voltage across C
F
is 0. As C
F
charges, the voltage across it is determined by the equation, where t is the total charge time:
V
CF
= V
SRC
(1 –e
–t/(RF + RSRC) CF
)
As t approaches infinity, V
CF
will equal V
SRC
. (This assumes no internal leakage.) With 10-bit resolution, 1/2 of a count is equal to 1/2048 full-scale value. Assuming worst case (V
SRC
shows the required time for C
F
to charge to within 1/2 of a count of the
actual source voltage during 10-bit conversions. Table 18-16 is based
on the RC network in
.
NOTE: The following times are completely independent of the A/D converter architecture (assuming the QADC is not affecting the charging).
Technical Data
498 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Pin Connection Considerations
Table 18-16. External Circuit Settling Time to 1/2 LSB
(10-Bit Conversions)
Filter Capacitor (C
F
)
1
µ
F
0.1
µ
F
0.01
µ
F
0.001
µ
F
100 pF
100
Ω
760
µ s
76
µ s
7.6
µ s
760 ns
76 ns
Source Resistance (R
F
+ R
SRC
)
1 k
Ω
10 k
Ω
100 k
Ω
7.6 ms
760
76
µ
µ s s
7.6
µ s
760 ns
76 ms
7.6 ms
760
76
7.6
µ
µ
µ s s s
760 ms
76 ms
7.6 ms
760
µ
76
µ s s
The external circuit described in Table 18-16
is a low-pass filter. A user interested in measuring an ac component of the external signal must take the characteristics of this filter into account.
18.11.7.2 Error Resulting from Leakage
A series resistor limits the current to a pin therefore, input leakage acting through a large source impedance can degrade A/D accuracy. The maximum input leakage current is specified in
Specifications . Input leakage is greater at higher operating
temperatures. In the temperature range from 125°C to 50°C, the leakage current is halved for every 8°C to 12°C reduction in temperature.
Assuming V
RH
–V
RL
= 5.12 V, 1 count (with 10-bit resolution) corresponds to 5 mV of input voltage. A typical input leakage of 200 nA acting through 10 k
Ω
of external series resistance results in an error of
0.4 count (2.0 mV). If the source impedance is 100 k
Ω
and a typical leakage of 100 nA is present, an error of 2 counts (10 mV) is introduced.
In addition to internal junction leakage, external leakage (for example, if external clamping diodes are used) and charge sharing effects with internal capacitors also contribute to the total leakage current.
illustrates the effect of different levels of total leakage on accuracy for different values of source impedance. The error is listed in terms of 10-bit counts.
CAUTION: Leakage from the part below 200 nA is obtainable only within a limited temperature range.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
499
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Table 18-17. Error Resulting From Input Leakage (I
Off
)
Source Impedance
Leakage Value (10-Bit Conversions)
100 nA 200 nA 500 nA 1000 nA
1 k
Ω
10 k
Ω
100 k
Ω
—
0.2 counts
2 counts
—
0.4 counts
4 count
0.1 counts
1 counts
10 counts
0.2 counts
2 counts
20 counts
18.12 Interrupts
The four interrupt lines are outputs of the module and have no priority or arbitration within the module.
18.12.1 Interrupt Operation
QADC inputs can be monitored by polling or by using interrupts. When interrupts are not needed, software can disable the pause and completion interrupts and monitor the completion flag and the pause flag for each queue in the status register (QASR). In other words, flag bits can be polled to determine when new results are available.
shows the status flag and interrupt enable bits which correspond to queue 1 and queue 2 activity.
Table 18-18. QADC Status Flags and Interrupt Sources
Queue Queue Activity
Status
Flag
CF1
Interrupt
Enable Bit
CIE1
Queue 1
Result written to last CCW in queue 1
Result written for a CCW with pause bit set in queue 1
Result written to last CCW in queue 2
Queue 2
Result written for a CCW with pause bit set in queue 2
PF1
CF2
PF2
PIE1
CIE2
PIE2
If interrupts are enabled for an event, the QADC requests interrupt service when the event occurs. Using interrupts does not require continuously polling the status flags to see if an event has taken place.
Technical Data
500 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Interrupts
However, status flags must be cleared after an interrupt is serviced, in to disable the interrupt request
In both polled and interrupt-driven operating modes, status flags must be re-enabled after an event occurs. Flags are re-enabled by clearing appropriate QASR bits in a particular sequence. The register must first be read, then 0s must be written to the flags that are to be cleared. If a new event occurs between the time that the register is read and the time that it is written, the associated flag is not cleared.
18.12.2 Interrupt Sources
The QADC includes four sources of interrupt requests, each of which is separately enabled. Each time the result is written for the last conversion command word (CCW) in a queue, the completion flag for the corresponding queue is set, and when enabled, an interrupt request is generated. In the same way, each time the result is written for a CCW with the pause bit set, the queue pause flag is set, and when enabled,
an interrupt request is generated. Refer to Table 18-18
.
The pause and complete interrupts for queue 1 and queue 2 have separate interrupt vector levels, so that each source can be separately serviced.
MMC2107 – Rev. 2.0
MOTOROLA Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
501
Freescale Semiconductor, Inc.
Queued Analog-to-Digital Converter (QADC)
Technical Data
502 Queued Analog-to-Digital Converter (QADC)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 19. External Bus Interface Module (EBI)
19.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 504
Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .505
Data Bus (D[31:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 506
Show Cycle Strobe (SHS) . . . . . . . . . . . . . . . . . . . . . . . . . 506
Transfer Acknowledge (TA) . . . . . . . . . . . . . . . . . . . . . . . . 506
Transfer Error Acknowledge (TEA) . . . . . . . . . . . . . . . . . .506
Emulation Mode Chip Selects (CSE[1:0]) . . . . . . . . . . . . . 506
Transfer Code (TC[2:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . 506
Read/Write (R/W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
Address Bus (A[22:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
Enable Byte (EB[3:0]). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
19.3.10 Chip Selects (CS[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
19.3.11 Output Enable (OE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 507
19.3.12 Transfer Size (TSIZ[1:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . 507
19.3.13 Processor Status (PSTAT[3:0]) . . . . . . . . . . . . . . . . . . . . . 507
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 508
Operand Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 508
Enable Byte Pins (EB[3:0]) . . . . . . . . . . . . . . . . . . . . . . . . . . . 510
Bus Master Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 510
Read Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 511
State 1 (X1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 512
Optional Wait States (X2W) . . . . . . . . . . . . . . . . . . . . . . 512
State 2 (X2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 512
Write Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 513
State 1 (X1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 514
Optional Wait States (X2W) . . . . . . . . . . . . . . . . . . . . . . 514
State 2 (X2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 514
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
503
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Bus Exception Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 516
Transfer Error Termination . . . . . . . . . . . . . . . . . . . . . . . . . 516
Transfer Abort Termination . . . . . . . . . . . . . . . . . . . . . . . . 516
Emulation Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 516
Emulation Chip-Selects (CSE[1:0]) . . . . . . . . . . . . . . . . . .516
Internal Data Transfer Display (Show Cycles) . . . . . . . . . . 517
Show Strobe (SHS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 518
19.10 Bus Monitor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 519
19.2 Introduction
The external bus interface (EBI) module is responsible for controlling the transfer of information between the internal M•CORE local bus and external address space. The external bus has 23 address lines and 32 data lines.
In master mode and emulation mode, the EBI functions as a bus master and allows internal bus cycles to access external resources. In single-chip mode, the EBI is active, but the external data bus is not available, and no external data or termination signals are transferred to the internal bus.
The EBI supports data transfers to both 32-bit and 16-bit ports.
Chip-select channels are programmed to define the port size for specific address ranges. When no chip-select is active during an external data transfer, the port size is assumed to be 32 bits.
The EBI supports a variable length external bus cycle to accommodate the access speed of any device. During an external data transfer, the
EBI drives the address pins, byte enable pins, output enable pins, size pins, and read/write pins. Wait states are inserted until the bus cycle is terminated by the assertion of the internal transfer acknowledge signal by a chip-select channel or by the assertion of the external TA or TEA pins. The minimum external bus cycle is one clock.
Technical Data
504 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Signal Descriptions
The EBI also drives the address, size, and read/write pins during internal data transfers, but the output enable and byte enable pins are not asserted. To see the internal data bus on the external pins, show cycles must be enabled.
Only internal sources can terminate internal data transfers. Chip-select channels, external TA assertion, and external TEA assertion cannot terminate internal data transfers.
19.3 Signal Descriptions
Table 19-1 provides an overview of the signal properties which are
discussed in this subsection.
Name
D[31:0]
SHS
TA
TEA
CSE[1:0]
TC[2:0]
R/W
A[22:0]
EB[3:0]
CS[3:0]
OE
TSIZ[1:0]
PSTAT[3:0]
Table 19-1. Signal Properties
Port
PA, PB, PC, PD
PE7
PE6
PE5
PE[4:3]
PE[2:0]
PF7
PF[6:0], PG, PH
PI[7:4]
PI[3:0]
—
—
—
Function
Data bus
Show cycle strobe
Transfer acknowledge
Transfer error acknowledge
Emulation chip selects
Transfer code
Read/write
Address bus
Enable byte
Chip selects
Output enable
Transfer size
Processor status
Pullup
—
Active
Active
Active
Active
Active
Active
Active
Active
Active
—
—
—
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
505
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
19.3.1 Data Bus (D[31:0])
The three-state bidirectional data bus (D[31:0]) signals are the general-purpose data path between the microcontroller unit (MCU) and all other devices.
19.3.2 Show Cycle Strobe (SHS)
In emulation mode, show cycle strobe (SHS) is the strobe for capturing address, controls, and data during show cycles.
19.3.3 Transfer Acknowledge (TA)
The transfer acknowledge (TA) signal indicates that the external data transfer is complete. During a read cycle, when the processor recognizes TA, it latches the data and then terminates the bus cycle.
During a write cycle, when the processor recognizes TA, the bus cycle is terminated. TA is an input in master and emulation modes.
19.3.4 Transfer Error Acknowledge (TEA)
The transfer error acknowledge (TEA) indicates an error condition exists for the bus transfer. The bus cycle is terminated and the CPU begins execution of the access error exception. TEA is an input in master and emulation modes.
19.3.5 Emulation Mode Chip Selects (CSE[1:0])
The emulation mode chip selects (CSE[1:0]) output signals provide information for development support.
19.3.6 Transfer Code (TC[2:0])
The transfer code (TC[2:0]) output signals indicate the data transfer code for the current bus cycle.
Technical Data
506 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Signal Descriptions
19.3.7 Read/Write (R/W)
The read/write (R/W) output signal indicates the direction of the data transfer on the bus. A logic 1 indicates a read from a slave device and a logic 0 indicates a write to a slave device.
19.3.8 Address Bus (A[22:0])
The address bus (A[22:0]) output signals provide the address for the current bus transfer.
19.3.9 Enable Byte (EB[3:0])
The enable byte (EB[3:0]) output signals indicate which byte of data is valid during external cycles.
19.3.10 Chip Selects (CS[3:0])
The chip selects (CS[3:0]) output signals select external devices for external bus transactions.
19.3.11 Output Enable (OE)
The output enable (OE) signal indicates when an external device can drive data during external read cycles.
19.3.12 Transfer Size (TSIZ[1:0])
TSIZ[1:0] provides an indication of the M•CORE transfer size.
19.3.13 Processor Status (PSTAT[3:0])
PSTAT[3:0] provides an indication of the M•CORE processor status.
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
507
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
19.4 Memory Map and Registers
The EBI is not memory-mapped and has no software-accessible registers.
19.5 Operand Transfer
The possible operand accesses for the internal M•CORE bus are:
• Byte
• Aligned upper half-word
• Aligned lower half-word
• Aligned word
No misaligned transfers are supported. The EBI controls the byte, half-word, or word operand transfers between the M•CORE bus and a
16-bit or 32-bit port. “Port” refers to the width of the data path that an external device uses during a data transfer. Each port is assigned to particular bits of the data bus. A 16-bit port is assigned to pins D[31:16] and a 32-bit port is assigned to pins D[31:0].
In the case of a word (32-bit) access to a 16-bit port, the EBI runs two external bus cycles to complete the transfer. During the first external bus cycle, the A[1:0] pins are driven low, and the TSIZ[1:0] pins are driven to indicate word size. During the second cycle, A1 is driven high to increment the external address by two bytes, A0 is still driven low, and the TSIZ[1:0] pins are driven to indicate half-word size.
During any word-size transfer, the EBI always drives the A[1:0] pins low during a word transfer (except on the second cycle of a word to half-word port transfer in which A1 is incremented).
Table 19-2 shows each possible transfer size, alignment, and port width.
The data bytes shown in the table represent external data pins. This data is multiplexed and driven to the external data bus as shown. The bytes labeled with a dash are not required; the M•CORE will ignore them on read transfers, and drive them with undefined data on write transfers.
Technical Data
508 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Operand Transfer
Table 19-2. Data Transfer Cases
Transfer
Size
Port
Width
External Pins
TSIZ1 TSIZ0 A1 A0
16
32
16
0 0
0 1
Byte
32
16
32
0 1
1 0
D[31:24]
D[31:24]
—
—
—
D[23:16]
—
—
—
Data Bus Transfer
D[23:16]
—
—
—
—
—
—
D[31:24]
D[15:8]
Half-word
16
32
16
32
16
32
1 0
1 1
—
—
—
—
D[31:24] D[23:16]
0 0
1 0
—
—
—
D[23:16]
D[7:0]
—
D[31:24] D[23:16]
— —
— —
D[31:24] D[23:16]
— — D[15:8] D[7:0]
—
—
—
—
—
—
Word
16
(1)
0
1 0
0 0 D[31:24] D[23:16]
1 0 — —
— —
D[31:24] D[23:16]
32 0 0 0 D[31:24] D[23:16] D[15:8] D[7:0]
1. The EBI runs two cycles for word accesses to 16-bit ports. The table shows the data placement for both bus cycles.
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
509
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
19.6 Enable Byte Pins (EB[3:0])
The enable byte pins (EB[3:0]) are configurable as byte enables for read and write cycles, or as write enables for write cycles only. The default function is byte enable unless there is an active chip-select match with the WE bit set. In all external cycles when one or more EB pins are asserted, the encoding corresponds to the external data pins to be used for the transfer as outlined in
.
Table 19-3. EB[3:0] Assertion Encoding
EB Pin
EB0
EB1
EB2
EB3
External Data Pins
D[31:24]
D[23:16]
D[15:8]
D[7:0]
19.7 Bus Master Cycles
In this subsection, each EBI bus cycle type is defined in terms of actions associated with a succession of internal states. These internal states are only for reference and may not correspond to any implemented machine states.
Read or write operations may require multiple bus cycles to complete based on the operand size and target port size. Refer to
for more information. In the discussion that follows, it is assumed that only a single bus cycle is required for a transfer.
In the waveform diagrams ( Figure 19-3
through
transfers are related to clock cycles, independent of the clock frequency.
The external bus states are also noted.
Technical Data
510 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Bus Master Cycles
19.7.1 Read Cycles
During a read cycle, the EBI receives data from an external memory or peripheral device. During external read cycles, the OE pin is asserted regardless of operand size. See
EXTERNAL PERIPHERAL MMC2107
ADDRESS DEVICE
1. SET R/W TO READ.
2. DRIVE ADDRESS ON A[22:0].
3. DRIVE TSIZ[1:0] PINS FOR OPERAND SIZE.
4. ASSERT CS IF USED.
5. ASSERT OE AND EB IF USED.
PRESENT DATA
1. RECEIVE CS.
2. DECODE ADDRESS.
3. ASSERT TA IF NECESSARY FROM SLAVE DEVICE.
4. PUT DATA ON D[31:16] AND/OR D[15:0].
ACQUIRE DATA
1. RECEIVE DATA FROM D[31:16] AND/OR D[15:0].
2. DRIVE DATA TO INTERNAL DATA BUS.
3. NEGATE OE AND EB.
TERMINATE CYCLE
1. REMOVE DATA FROM D[31:16] AND/OR D[15:0].
2. NEGATE TA.
START NEXT CYCLE
1. NEGATE EB AND CS IF USED.
Figure 19-1. Read Cycle Flowchart
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
511
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
19.7.1.1 State 1 (X1)
19.7.1.2 Optional Wait States (X2W)
Wait states are inserted until the slave asserts the TA pin or the internal chip-select transfer acknowledge signal is asserted. Wait states are counted in full clocks.
19.7.1.3 State 2 (X2)
The EBI drives the address bus. R/W is driven high to indicate a read cycle. The TSIZ[1:0] pins are driven to indicate the number of bytes in the transfer. TC[2:0] pins are driven to indicate the type of access. CS may be asserted to drive a device.
Later in state 1, OE is asserted. If the EB pins are not configured as write enables for this cycle, one or more EB pins are also asserted, depending on the size and position of the data to be transferred.
If either the external TA pin or internal chip-select transfer acknowledge signal is asserted before the end of state 1, the EBI proceeds to state 2.
One-half clock later in state 2, the selected device puts its information on
D[31:16] and/or D[15:0]. One or both half-words of the external data bus are driven to the internal data bus.
The address bus, R/W, CS, OE, EB, TC, and TSIZ pins remain valid through state 2 to allow for static memory operation and signal skew.
The slave device asserts data until it detects the negation of OE, after which it and must remove its data within approximately one-half of a state. Note that the data bus may not become free until state 1.
Technical Data
512 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Bus Master Cycles
19.7.2 Write Cycles
On a write cycle, the EBI transfers data to an external memory or peripheral device. See
MMC2107
ADDRESS DEVICE
1. DRIVE ADDRESS ON A[22:0].
2. DRIVE TSIZ[1:0] PINS FOR OPERAND SIZE.
3. ASSERT CS IF USED.
4. CLEAR R/W TO WRITE.
5. ASSERT EB (ONE OR MORE DEPENDING ON DATA SIZE AND POSITION.
6. DRIVE DATA ON D[31:16] AND/OR D[15:0].
EXTERNAL PERIPHERAL
ACCEPT DATA
1. RECEIVE CS.
2. DECODE ADDRESS.
3. ASSERT TA IF NECESSARY FROM SLAVE DEVICE.
4. RECEIVE DATA FROM D[31:16] AND/OR D[15:0].
1. NEGATE EB.
TERMINATE OUTPUT TRANSFER
1. NEGATE TA.
TERMINATE CYCLE
START NEXT CYCLE
1. NEGATE CS IF USED.
2. REMOVE DATA FROM D[31:16] AND/OR D[15:0].
Figure 19-2. Write Cycle Flowchart
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
513
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
19.7.2.1 State 1 (X1)
19.7.2.2 Optional Wait States (X2W)
Wait states are inserted until the slave asserts the TA pin or the internal chip-select transfer acknowledge signal is asserted. The EBI drives its data onto data bus lines D[31:16] and/or D[15:0] on the first optional wait state. Wait states are counted in full clocks.
19.7.2.3 State 2 (X2)
The EBI drives the address bus. The TSIZ[1:0] pins are driven to indicate the number of bytes in the transfer. TC[2:0] pins are driven to indicate the type of access. CS may be asserted to drive a device. OE is negated.
Later in state 1, R/W is driven low indicating a write cycle. One or more
EB pins are asserted, depending on the size and position of the data to be transferred.
If either the external TA pin or internal chip-select transfer acknowledge signal is asserted before the end of state 1, the EBI proceeds to state 2.
If the data was not already driven during optional wait states, the EBI drives its data onto D[31:16] and/or D[15:0] in state 2.
EB is negated by the end of state 2. The address bus, data bus, R/W,
CS, TC[2:0], and TSIZ[1:0] pins remain valid through state 2 to allow for static memory operation and signal skew.
and
Figure 19-4 illustrate external bus master cycles with
and without wait states and show M•CORE bus activity.
Technical Data
514 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Bus Master Cycles
READ WRITE
CLKOUT
R/W
A[22:0], TSIZ[1:0]
D[31:0]
CS
OE
EB[3:0]
EB[3:0] (EB SET
AS WRITE ENABLE)
TA, TEA
X1
A1
X2
D1
X1
A2
X2
D2
Figure 19-3. Master Mode — 1-Clock Read and Write Cycle
READ WRITE
CLKOUT
X1 X2 X2W X2 X1 X2 X2W X2
R/W
A[22:0], TSIZ[1:0]
D[31:0]
A1
D1
A2
D2
CS
OE
EB[3:0]
EB[3:0] (EB SET
AS WRITE ENABLE)
TA, TEA
Figure 19-4. Master Mode — 2-Clock Read and Write Cycle
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
515
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
19.8 Bus Exception Operation
19.8.1 Transfer Error Termination
Normal bus cycle termination requires the assertion of the TA pin or the internal transfer acknowledge signal. Minimal bus exception support is provided by transfer error cycle termination. For transfer error cycle termination, the external TEA pin or the internal transfer error acknowledge signal is asserted.
Transfer error cycle termination takes precedence over normal cycle termination, provided TEA assertion meets its timing constraints.
The internal bus monitor will assert the internal transfer error acknowledge signal when TA response time is too long.
19.8.2 Transfer Abort Termination
External bus cycles which are aborted by the M•CORE, still have the address, R/W, TC[2:0], TSIZ[1:0], CS (if used), OE (reads only), and
SHS (if used) driven to the external pins.
19.9 Emulation Support
19.9.1 Emulation Chip-Selects (CSE[1:0])
While in emulation mode or master mode, special emulator chip-selects
(CSE[1:0]) are driven externally to allow internal/external accesses to be tracked by external hardware See
In emulation mode, all port registers are mapped externally.
CSE[1:0] = 10 whenever any emulated port registers are addressed.
The lower bits of the address bus indicate the register accessed within the block.
Accesses to the address space which contains the registers for the internal modules (except ports) are indicated by CSE[1:0] = 11.
Internal accesses, other than to the specific module control registers, are indicated by CSE[1:0] = 01. To emulate internal FLASH, the external
Technical Data
516 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Emulation Support
D28 pin is driven low during reset configuration to disable the internal
FLASH so that no conflict exists with the external memory device. It should be noted that at higher frequencies writes to external memories emulating the internal memories may require one clock for read accesses and two clocks for write accesses.
Table 19-4. Emulation Mode Chip-Select Summary
(1)
CSE1
1
1
0
0
CSE0
1
0
1
0
Indication in Emulation Mode
Internal access to any register space (excluding ports)
Reset state
(0x00c1_0000:0x00ff_ffff)
Internal access to ports register space
(0x00c0_0000:0x00c0_ffff)
Internal access not covered by CSE encoding = 11, 10
(0x0000_0000:0x00bf_ffff; 0x0100_0000:0x07ff_ffff)
External access
(0x8000_0000 to 0xffff_ffff)
1. CSE[1:0] is valid only for the duration of valid bus cycles or reset. Undefined otherwise.
19.9.2 Internal Data Transfer Display (Show Cycles)
Internal data transfers normally occur without showing the internal data bus activity on the external data bus. For debugging purposes, however, it may be desirable to have internal cycle data appear on the external bus. These external bus cycles are referred to as show cycles and are distinguished from normal external cycles by the fact that OE and
EB[3:0] remain negated.
Regardless of whether show cycles are enabled, the EBI drives the address bus, TC[2:0], TSIZ[1:0] and R/W signals, indicating the internal cycle activity. When show cycles are disabled, D[31:0] remains in a high impedance state. When show cycles are enabled, OE and EB[3:0] remain negated while the internal data is presented on D[31:0] on the first clock tick after the termination of the internal cycle.
Show cycles are always enabled in emulation mode. In master mode, show cycles are disabled coming out of reset and must be enabled by writing to the SHEN bit in the chip configuration register (CCR).
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
517
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
NOTE: The PEPA and PCDPA bits in the ports must also be set to 1 to obtain full visibility. The waveforms shown in
cycles.
19.9.3 Show Strobe (SHS)
The show strobe (SHS) pin provides an indication to an external device
(emulator or logic analyzer) when to latch address, TC[2:0], TSIZ[1:0],
R/W, CSE, PSTAT, and data from the external pins. The SHS pin is enabled coming out of reset in emulation mode. In master mode, the
SHS pin may be enabled by writing to the port E pin assignment register
(PEPAR).
For any external cycle or show cycle, the SHS pin is driven low to indicate valid address, TC, TSIZ, R/W, CSE, and PSTAT are present at the pins, and driven back high to indicate valid data. The SHS pin is driven low and back high only once per external bus cycle. See
and
CLKOUT
R/W
A{22:0], TSIZ[1:0]
D[31:0]
SHS
CSE[1:0]
EB[3:0]
TA, TEA
CS
OE
INTERNAL CYCLE
X1
EXTERNAL READ
X2
A1
SHOW
D1
DATA
A2
00
D2
Figure 19-5. Internal (Show) Cycle Followed by External 1-Clock Read
Technical Data
518 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI)
Bus Monitor
INTERNAL CYCLE EXTERNAL WRITE
CLKOUT
R/W
A{22:0], TSIZ[1:0]
D[31:0]
SHS
CSE[1:0]
EB[3:0]
TA, TEA
CS
OE
A1
SHOW
D1
DATA
A2
00
D2
Figure 19-6. Internal (Show) Cycle Followed by External 1-Clock Write
19.10 Bus Monitor
The bus monitor can be set detects excessively long bus access termination response times. Whenever an undecoded address is accessed or a peripheral is inoperative, the access is not terminated and the bus is potentially locked up while it waits for the required response.
The bus monitor monitors the cycle termination response times during a bus cycle. If the cycle termination response time exceeds a programmed count, the bus monitor asserts an internal bus error.
The bus monitor monitors the cycle termination response time (in system clock cycles) by using a programmable maximum allowable response period. There are four selectable response time periods for the bus monitor, selectable among 8, 16, 32, and 64 system clock cycles. The periods are selectable with the BMT[1:0] field in the chip configuration module CCR. The programmability of the timeout allows for varying external peripheral response times. The monitor is cleared and restarted
MMC2107 – Rev. 2.0
MOTOROLA External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
519
Freescale Semiconductor, Inc.
External Bus Interface Module (EBI) on all bus accesses. If the cycle is not terminated within the selected response time, a timeout occurs and the bus monitor terminates the bus cycle.
The bus monitor can be configured with the BME bit in the chip configuration module CCR to monitor only internal bus accesses or both internal and external bus accesses. Also, the bus monitor can be disabled during debug mode for both internal and external accesses.
Two external bus cycles are required for a single 32-bit access to a 16-bit port. If the bus monitor is enabled to monitor external accesses, then the bus monitor views the 32-bit access as two separate external bus cycles and not as one internal bus cycle.
19.11 Interrupts
The EBI does not generate interrupt requests.
Technical Data
520 External Bus Interface Module (EBI)
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 20. Chip Select Module
20.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 521
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 522
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 523
Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 524
Memory Map and Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 524
Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 524
Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 525
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 530
Interrupts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 531
20.2 Introduction
The chip select module provides chip enable signals for external memory and peripheral devices. The chip selects can also be programmed to terminate bus cycles. Up to four asynchronous chip select signals are available.
MMC2107 – Rev. 2.0
MOTOROLA Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
521
Chip Select Module
Freescale Semiconductor, Inc.
20.3 Features
Features of the chip select module include:
• Reduced system complexity — No external glue logic required for typical systems if chip selects are used.
• Four programmable asynchronous active-low chip selects
(CS[3:0]) — Chip selects can be independently programmed with various features.
• Control for external boot device — CS0 can be enabled at reset to select an external boot device.
• Fixed base addresses with 8-Mbyte block sizes
• Support for emulating internal memory space — When the EMINT bit is set in the chip configuration register (CCR), CS1 matches only addresses in the internal memory space.
• Support for 16-bit and 32-bit external devices — The external port size can be programmed to be 16 or 32 bits.
• Programmable write protection — Each chip select address range can be designated for read access only.
• Programmable access protection — Each chip select address range can be designated for supervisor access only.
• Write-enable selection — The enable byte pins (EB[3:0]) can be configured as byte enables (assert on both external read and write accesses) or write enables (only assert on external write accesses).
• Bus cycle termination — This option allows the chip select logic to terminate the bus cycle.
• Programmable wait states — To interface with various devices, up to seven wait states can be programmed before the access is terminated.
• Programmable extra wait state for write accesses — One wait state can be added to write accesses to allow writing to memories that require additional data setup time.
Technical Data
522 Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Select Module
Block Diagram
20.4 Block Diagram
shows a programmable asynchronous chip select. All asynchronous chip selects have the same structure. All signals used to generate chip select signals are taken from the internal bus. Each chip select has a chip select control register to individually program the chip select characteristics.
All the chip selects share the same cycle termination generator. The active chip select for a particular bus cycle determines the number of wait states produced by the cycle termination generator before the cycle is terminated.
ADDRESS
DATA
ACCESS
ATTRIBUTES
ADDRESS COMPARE
CHIP SELECT
CONTROL REGISTERS
MATCH
PAD
CONTROL
MATCH
OPTION COMPARE
TO CYCLE TERMINATION GENERATOR
Figure 20-1. Chip Select Block Diagram
CSx
MMC2107 – Rev. 2.0
MOTOROLA Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
523
Chip Select Module
Freescale Semiconductor, Inc.
20.5 Signals
Table 20-1 provides an overview of the signals described here.
Name
CS0
CS1
CS2
CS3
Table 20-1. Signal Properties
Function
Chip select 0 pin
Chip select 1 pin
Chip select 2 pin
Chip select 3 pin
Reset State
1
1
1
1
Pullup
Active
Active
Active
Active
CS[3:0] are chip-select outputs. CS[3:0] are available for general-purpose input/output (I/O) when not configured for chip select operation.
20.6 Memory Map and Registers
Table 20-2 shows the chip select memory map. The registers are
described in
.
20.6.1 Memory Map
Table 20-2. Chip Select Memory Map
Address Bits 31–16 Bits 15–0 Access
(1), (2)
0x00c2_0000 CSCR0 — chip select control register 0 CSCR1 — chip select control register 1
0x00c2_0004 CSCR2 — chip select control register 2 CSCR3 — chip select control register 3
S
S
1. User mode accesses to supervisor-only address locations have no effect and result in a cycle termination transfer error.
2. S = CPU supervisor mode access only.
Technical Data
524 Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Select Module
Memory Map and Registers
20.6.2 Registers
The chip programming model consists of four chip select control registers (CSCR0–CSCR3), one for each chip select (CS[3:0]).
CSCR0–CSCR3 are read/write always and define the conditions for asserting the chip select signals.
All the chip select control registers are the same except for the reset states of the CSEN and PS bits in CSCR0 and the CSEN bit in CSCR1.
This allows CS0 to be enabled at reset with either a 16-bit or 32-bit port size for selecting an external boot device and allows CS1 to be used to emulate internal memory.
Address: 0x00c2_0000 and 0x00c2_0001
Bit 15 14 13
Read:
Write:
Reset:
SO
0
Bit 7
RO
0
6
PS
See note
5
12
WWS
11
WE
10
WS2
9
WS1
Bit 8
WS0
1
4
0
1
3
0
1
2
0
1
1
1
Bit 0
Read:
Write:
Reset:
0 0 0
TAEN CSEN
0 0 0 0 0 0 1 See note
= Writes have no effect and the access terminates without a transfer error exception.
Note: Reset state determined during reset configuration.
Figure 20-2. Chip Select Control Register 0 (CSCR0)
MMC2107 – Rev. 2.0
MOTOROLA Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
525
Chip Select Module
Freescale Semiconductor, Inc.
Address: 0x00c2_0002 and 0x00c2_0003
Bit 15 14 13
Read:
Write:
Reset:
SO
0
Bit 7
RO
0
6
PS
1
5
12
WWS
11
WE
10
WS2
9
WS1
Bit 8
WS0
1
4
0
1
3
0
1
2
0
1
1
1
Bit 0
Read:
Write:
Reset:
0 0 0
TAEN CSEN
0 0 0 0 0 0 1 See note
= Writes have no effect and the access terminates without a transfer error exception.
Note: Reset state determined during reset configuration.
Figure 20-3. Chip Select Control Register 1 (CSCR1)
Address: 0x00c2_0004 and 0x00c2_0005
Bit 15 14 13
Read:
Write:
Reset:
SO
0
Bit 7
RO
0
6
PS
1
5
0 0 0 Read:
Write:
Reset: 0 0 0
12
WWS
1
4
0
0
11
WE
1
3
0
0
10
WS2
1
2
0
0
9
WS1
1
1
TAEN
1
Bit 8
WS0
1
Bit 0
CSEN
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 20-4. Chip Select Control Register 2 (CSCR2)
Technical Data
526 Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Select Module
Memory Map and Registers
Address: 0x00c2_00006 and 0x00c2_0007
Bit 15 14 13
Read:
Write:
Reset:
SO
0
Bit 7
RO
0
6
PS
1
5
0 0 0 Read:
Write:
Reset: 0 0 0
12
WWS
1
4
0
0
11
WE
1
3
0
0
10
WS2
1
2
0
0
9
WS1
1
1
TAEN
1
Bit 8
WS0
1
Bit 0
CSEN
0
= Writes have no effect and the access terminates without a transfer error exception.
Figure 20-5. Chip Select Control Register 3 (CSCR3)
SO — Supervisor-Only Bit
The SO bit restricts user mode access to the address range defined by the corresponding chip select. If the SO bit is 1, only supervisor mode access is permitted. If the SO bit is 0, both supervisor and user level accesses are permitted.
When an access is made to a memory space assigned to the chip select, the chip select logic compares the SO bit with bit 2 of the internal transfer code, which indicates whether the access is at the supervisor or user level. If the chip select logic detects a protection violation, the access is ignored.
1 = Only supervisor mode accesses allowed; user mode accesses ignored by chip select logic
0 = Supervisor and user mode accesses allowed
RO — Read-Only Bit
The RO bit restricts write accesses to the address range defined by the corresponding chip select. If the RO bit is 1, only read access is permitted. If the RO bit is 0, both read and write accesses are permitted.
When an access is made to a memory space assigned to the chip select, the chip select logic compares the RO bit with the internal
MMC2107 – Rev. 2.0
MOTOROLA Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
527
Chip Select Module
Freescale Semiconductor, Inc.
read/write signal, which indicates whether the access is a read
(read/write = 1) or a write (read/write = 0). If the chip select logic detects a violation (RO = 1 with read/write = 0), the access is ignored.
1 = Only read accesses allowed; write accesses ignored by the chip select logic
0 = Read and write accesses allowed
PS — Port Size Bit
The PS bit defines the width of the external data port supported by the chip select as either 16-bit or 32-bit. When a chip select is programmed as a 16-bit port, the external device must be connected to D[31:16]. For 32-bit accesses to 16-bit ports, the external memory interface initiates two bus cycles and multiplexes data as needed to complete the data transfer.
1 = 32 bit port
0 = 16 bit port
WWS — Write Wait State Bit
The WWS bit determines if an additional wait state is required for write cycles. WWS does not affect read cycles.
1 = One additional wait state added for write cycles
0 = No additional wait state added for write cycles
WE — Write Enable Bit
The WE bit defines when the enable byte output pins (EB[3:0]) are asserted. When WE is 0, EB[3:0] are configured as byte enables and assert for both external read and external write accesses. When WE is 1, EB[3:0] are configured as write enables and assert only for external write accesses.
1 = EB[3:0] configured as write enables
0 = EB[3:0] configured as byte enables
NOTE: The WE bit has no effect on the EB[3:0] pin function if the chip select is not active. If the chip select is not active, the EB[3:0] pin function is byte enable by default.
WS[2:0] — Wait States Field
The WS field determines the number of wait states for the chip select logic to insert before asserting the internal cycle termination signal.
One wait state is equal to one system clock cycle. If WS is configured for zero wait states, then the internal cycle termination signal is
Technical Data
528 Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Select Module
Memory Map and Registers asserted in the clock cycle following the start of the cycle access, resulting in one-clock transfers. A WS configured for one wait state means that the internal cycle termination signal is asserted two clock cycles after the start of the cycle access.
Since the internal cycle termination signal is asserted internally after the programmed number of wait states, software can adjust the bus timing to accommodate the access speed of the external device. With up to seven possible wait states, even slow devices can be interfaced with the MCU.
Table 20-3. Chip Select Wait States Encoding
100
101
110
111
000
001
010
011
WS[2:0]
Number of Wait States
WWS = 0 WWS = 1
Read Access Write Access Read Access Write Access
2
3
0
1
0
1
2
3
0
1
2
3
1
2
3
4
6
7
4
5
6
7
4
5
6
7
4
5
7
8
5
6
TAEN — Transfer Acknowledge Enable Bit
The TAEN bit determines whether the internal cycle termination signal is asserted by the chip select logic when accesses occur to the address range defined by the corresponding chip select. When TAEN is 0, an external device is responsible for asserting the external TA pin to terminate the bus access. When TAEN is 1, the chip select logic asserts the internal cycle termination signal after a time determined by the programmed number of wait states. When TAEN is 1, external logic can still terminate the access before the internal cycle termination signal is asserted by asserting the external TA pin.
1 = Internal cycle termination signal asserted by chip select logic
0 = Internal cycle termination signal asserted by external logic
MMC2107 – Rev. 2.0
MOTOROLA Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
529
Chip Select Module
Freescale Semiconductor, Inc.
CSEN — Chip Select Enable Bit
The CSEN bit enables the chip select logic. When the chip select function is disabled, the CSx signal is negated high.
1 = Chip select function enabled
0 = Chip select function disabled
20.7 Functional Description
Each chip select can provide a chip enable signal for an external device and assert the internal bus cycle termination signal.
Setting the CSEN bit in CSCR enables the chip select to provide an external chip enable.
Setting both the CSEN and TAEN bits in CSCR enables the chip select to generate the internal bus cycle termination signal.
Both the chip select pin assertion and the bus cycle termination function depend on an initial address/option match for activation. During the matching process, the fixed base address of each chip select is compared to the corresponding address for the bus cycle to determine whether an address match has occurred. This match is further qualified by comparing the internal read/write indication and access type with the programmed values in CSCR of each chip select. When the address and option information match the current cycle, the chip select is activated. If no chip select matches the bus cycle information for the current access, the chip select logic does not respond in any way.
Only one chip select can be active for a given bus cycle. The configuration of the active chip select, determined by the wait state
(WS/WWS) field, the port size (PS) field, and the write enable (WE) field, is used for the access.
NOTE: WWS and WS are valid only if the TAEN bit is 1 for the active chip select.
When no chip select pin is available, the active chip select can still terminate the bus cycle. If both the CSEN and TAEN bits are 1 and the address/options match the chip select configuration, then the chip select logic asserts the internal termination signal; the bus cycle terminates after the programmed number of wait states. If the external TA or TEA
Technical Data
530 Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Chip Select Module
Interrupts pin is asserted before the chip select logic asserts the internal cycle termination signal, then the bus cycle is terminated early.
If internal address bit 31 is 0, then the access is internal. If internal address bit 31 is 1, then the access is external.
NOTE: Chip select logic does not decode internal address bits A[30:25].
Table 20-4. Chip Select Address Range Encoding
Chip Select
CS0
CS1
CS2
CS3
Block Size
8 MB
8 MB
8 MB
8 MB
Address Bits Compared
(A[31:23])
(1)
1XXX_XXX0_0
1XXX_XXX0_1
(2)
1XXX_XXX1_0
1XXX_XXX1_1
1. The chip selects do not decode A[30:25]. Thus, the total 32-Mbyte block size is repeated/mirrored in external memory space.
2. If the EMINT bit in the chip configuration module CCR is set, then CS1 matches only internal accesses to the 8-MB block starting at address 0 to support emulation of internal memory. Thus, A[31:23] match 0xxx_xxx0_0.
20.8 Interrupts
The chip select module does not generate interrupt requests.
MMC2107 – Rev. 2.0
MOTOROLA Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
Technical Data
531
Chip Select Module
Freescale Semiconductor, Inc.
Technical Data
532 Chip Select Module
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 21. JTAG Test Access Port and OnCE
21.1 Contents
MMC2107 – Rev. 2.0
MOTOROLA
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 535
Top-Level Test Access Port (TAP) . . . . . . . . . . . . . . . . . . . . 537
Test Clock (TCLK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Test Mode Select (TMS) . . . . . . . . . . . . . . . . . . . . . . . . . 538
Test Data Input (TDI) . . . . . . . . . . . . . . . . . . . . . . . . . . . .538
Test Data Output (TDO) . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Test Reset (TRST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Debug Event (DE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 538
Top-Level TAP Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . 540
Instruction Shift Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 541
EXTEST Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 541
IDCODE Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 542
SAMPLE/PRELOAD Instruction . . . . . . . . . . . . . . . . . . . . 543
ENABLE_MCU_ONCE Instruction . . . . . . . . . . . . . . . . . . 543
HIGHZ Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 544
CLAMP Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 544
BYPASS Instruction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 544
IDCODE Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .545
Bypass Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 546
Boundary SCAN Register. . . . . . . . . . . . . . . . . . . . . . . . . . . 546
Restrictions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 546
Non-Scan Chain Operation . . . . . . . . . . . . . . . . . . . . . . . . . 547
Boundary Scan . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 547
Low-Level TAP (OnCE) Module . . . . . . . . . . . . . . . . . . . . . . 553
Signal Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 555
Debug Serial Input (TDI) . . . . . . . . . . . . . . . . . . . . . . . . . 555
Debug Serial Clock (TCLK) . . . . . . . . . . . . . . . . . . . . . . .555
Debug Serial Output (TDO) . . . . . . . . . . . . . . . . . . . . . . .555
JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
533
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Technical Data
534
Debug Mode Select (TMS). . . . . . . . . . . . . . . . . . . . . . . . 556
Test Reset (TRST) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 556
Debug Event (DE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 556
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 556
Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .557
OnCE Controller and Serial Interface. . . . . . . . . . . . . . . . 558
OnCE Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . 559
Internal Debug Request Input (IDR) . . . . . . . . . . . . . . 559
CPU Debug Request (DBGRQ). . . . . . . . . . . . . . . . . . 560
CPU Debug Acknowledge (DBGACK). . . . . . . . . . . . . 560
CPU Breakpoint Request (BRKRQ). . . . . . . . . . . . . . . 560
CPU Address, Attributes (ADDR, ATTR) . . . . . . . . . . . 560
CPU Status (PSTAT) . . . . . . . . . . . . . . . . . . . . . . . . . . 560
OnCE Debug Output (DEBUG) . . . . . . . . . . . . . . . . . .560
OnCE Controller Registers. . . . . . . . . . . . . . . . . . . . . . . . 561
OnCE Command Register . . . . . . . . . . . . . . . . . . . . . . 561
OnCE Control Register . . . . . . . . . . . . . . . . . . . . . . . . 564
OnCE Status Register . . . . . . . . . . . . . . . . . . . . . . . . . 568
OnCE Decoder (ODEC) . . . . . . . . . . . . . . . . . . . . . . . . . . 570
Memory Breakpoint Logic . . . . . . . . . . . . . . . . . . . . . . . . 570
Memory Address Latch (MAL) . . . . . . . . . . . . . . . . . . .571
Breakpoint Address Base Registers . . . . . . . . . . . . . . 571
Breakpoint Address Mask Registers . . . . . . . . . . . . . . . . 571
Breakpoint Address Comparators . . . . . . . . . . . . . . . . 572
Memory Breakpoint Counters . . . . . . . . . . . . . . . . . . . 572
OnCE Trace Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 572
OnCE Trace Counter . . . . . . . . . . . . . . . . . . . . . . . . . . 573
Trace Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 574
Methods of Entering Debug Mode . . . . . . . . . . . . . . . . . . 574
Debug Request During RESET . . . . . . . . . . . . . . . . . . 574
Debug Request During Normal Activity . . . . . . . . . . . . 575
Debug Request During Stop, Doze, or Wait Mode . . . 575
Software Request During Normal Activity . . . . . . . . . . 575
21.14.10 Enabling OnCE Trace Mode . . . . . . . . . . . . . . . . . . . . . . 575
21.14.11 Enabling OnCE Memory Breakpoints . . . . . . . . . . . . . . . 576
21.14.12 Pipeline Information and Write-Back Bus Register . . . . . 576
Program Counter Register . . . . . . . . . . . . . . . . . . . . . . 577
Instruction Register . . . . . . . . . . . . . . . . . . . . . . . . . . . 577
JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Introduction
Control State Register . . . . . . . . . . . . . . . . . . . . . . . . . 577
Writeback Bus Register . . . . . . . . . . . . . . . . . . . . . . . . 579
Processor Status Register . . . . . . . . . . . . . . . . . . . . . . 579
21.14.13 Instruction Address FIFO Buffer (PC FIFO) . . . . . . . . . . . 580
21.14.14 Reserved Test Control Registers . . . . . . . . . . . . . . . . . . .581
21.14.15 Serial Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 581
21.14.16 OnCE Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 582
21.14.17 Target Site Debug System Requirements . . . . . . . . . . . . 582
21.14.18 Interface Connector for JTAG/OnCE Serial Port . . . . . . . 582
21.2 Introduction
The MMC2107 has two JTAG (Joint Test Action Group) TAP (test access port) controllers:
1. A top-level controller that allows access to the MMC2107’s boundary scan (external pins) register, IDCODE register, and bypass register
2. A low-level OnCE (on-chip emulation) controller that allows access to MMC2107’s central processor unit (CPU) and debugger-related registers
At power-up, only the top-level TAP controller will be visible. If desired, a user can then enable the low-level OnCE controller which will in turn disable the top-level TAP controller. The top-level TAP controller will remain disabled until either power is removed and reapplied to the
MMC2107 or until the test reset signal, TRST, is asserted (logic 0).
The OnCE TAP controller can be enabled in either of two ways:
1. With the top-level TAP controller in its test-logic-reset state: a.
Deassert TRST, test reset (logic1) b.
Assert DE, the debug event (logic 0) for two TCLK, test clock, cycles
2. Shift the ENABLE_MCU_ONCE instruction, 0x3, into the top-level
TAP controller’s instruction register (IR) and pass through the TAP controller state update-IR.
.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
535
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Technical Data
536 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Top-Level Test Access Port (TAP)
21.3 Top-Level Test Access Port (TAP)
The MMC2107 provides a dedicated user-accessible test access port
(TAP) that is fully compatible with the IEEE 1149.1 Standard Test
Access Port and Boundary-Scan Architecture. Problems associated with testing high-density circuit boards have led to development of this proposed standard under the sponsorship of the Test Technology
Committee of IEEE and the Joint Test Action Group (JTAG). The
MMC2107 implementation supports circuit-board test strategies based on this standard.
The top-level TAP consists of five dedicated signal pins, a 16-state TAP controller, an instruction register, and three data registers, a boundary scan register for monitoring and controlling the device’s external pins, a device identification register, and a 1-bit bypass (do nothing) register.
The top-level TAP provides the ability to:
1. Perform boundary scan (external pin) drive and monitor operations to test circuitry external to the MMC2107
2. Disable the MMC2107’s output pins
3. Read the MMC2107’s IDCODE device identification register
CAUTION: Certain precautions must be observed to ensure that the top-level
TAP module does not interfere with non-test operation. See
21.10 Non-Scan Chain Operation
for details.
The MMC2107’s top-level TAP module includes a TAP controller, a 4-bit instruction register, and three test data registers (a 1-bit bypass register, a 200-bit boundary scan register, and a 32-bit IDCODE register). The top-level tap controller and the low-level (OnCE) TAP controller share the external signals described here.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
537
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.3.1 Test Clock (TCLK)
TCLK is a test clock input to synchronize the test logic. TCLK is independent of the MMC2107 processor clock. It includes an internal pullup resistor.
21.3.2 Test Mode Select (TMS)
TMS is a test mode select input (with an internal pullup resistor) that is sampled on the rising edge of TCLK to sequence the TAP controller’s state machine.
21.3.3 Test Data Input (TDI)
TDI is a serial test data input (with an internal pullup resistor) that is sampled on the rising edge of TCLK.
21.3.4 Test Data Output (TDO)
TDO is a three-state test data output that is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of
TCLK.
21.3.5 Test Reset (TRST)
TRST is an active low asynchronous reset with an internal pullup resistor that forces the TAP controller into the test-logic-reset state.
21.3.6 Debug Event (DE)
This is a bidirectional, active-low signal.
As an output, this signal will be asserted for three system clocks, synchronous to the rising CLKOUT edge, to acknowledge that the CPU has entered debug mode as a result of a debug request or a breakpoint condition.
Technical Data
538 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Top-Level Test Access Port (TAP)
As an input, this signal provides multiple functions such as:
• The main function is a means of entering debug mode from an external command controller. This signal, when asserted, causes the CPU to finish the current instruction being executed, save the instruction pipeline information, enter debug mode, and wait for commands to be entered from the serial debug input line. This input must be asserted for at least three system clocks, sampled with the rising CLKOUT edge. This function is ignored during reset. While the processor is in debug mode, this signal is still sampled but has no effect until debug mode is exited.
• Another input function is to enable OnCE. This is an alternate method to the ENABLE_MCU_ONCE JTAG command to enable the OnCE logic to be accessible via the JTAG interface. This input signal must be asserted low (while in the test-logic-reset state with
POR/TRST not asserted) for at least two TCLK rising edges. Once enabled, the OnCE will remain enabled until the next POR or
TRST resets.
• Another input function is as a wake-up event from a low-power mode of operation. Asynchronously asserting this signal will cause the clock controller to restart. This signal must be held asserted until the M•CORE receives three valid rising edges on the system clock. Then the processor will exit the low-power mode and go into debug mode.
NOTE: If used to enter debug mode, DE must be pulled negated before the processor exits debug mode to prevent a still low signal from being unintentionally recognized as another debug request. Also, asserting this signal to enter debug mode may prevent external logic from seeing the processor output acknowledgment since the external pullup may not be able to pull the signal negated before the handshake is asserted.
Finally, if using this signal to enable OnCE outside of reset it may be seen as a request to enter debug mode.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
539
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.4 Top-Level TAP Controller
The top-level TAP controller is responsible for interpreting the sequence of logical values on the TMS signal. It is a synchronous state machine that controls the operation of the JTAG logic. The machine’s states are shown in
Figure 21-2 . The value shown adjacent to each arc represents
the value of the TMS signal sampled on the rising edge of the TCLK signal.
The top-level TAP controller can be asynchronously reset to the test-
logic-reset state by asserting TRST, test reset. As Figure 21-2
shows, holding TMS high (to logic 1) while clocking TCLK through at least five rising edges will also cause the state machine to enter its test-logic-reset state.
Technical Data
540
1
TEST-LOGIC-
RESET
0
RUN-TEST/IDLE
1
0
1
SELECT-DR_SCAN
1
0
CAPTURE-DR
0
SHIFT-DR
1
0
1
EXIT1-DR
0
0
PAUSE-DR
1
0
EXIT2-DR
1
1
UPDATE-DR
0
1
SELECT-IR_SCAN
1
0
CAPTURE-IR
0
SHIFT-IR
1
0
EXIT1-IR
0
1
0
PAUSE-IR
1 0
EXIT2-IR
1
1
UPDATE-IR
0
Figure 21-2. Top-Level TAP Controller State Machine
JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Instruction Shift Register
21.5 Instruction Shift Register
The MMC2107 top-level TAP module uses a 4-bit instruction shift register with no parity. This register transfers its value to a parallel hold register and applies an instruction on the falling edge of TCLK when the
TAP state machine is in the update-IR state. To load the instructions into the shift portion of the register, place the serial data on the TDI pin prior to each rising edge of TCLK. The MSB of the instruction shift register is the bit closest to the TDI pin and the LSB is the bit closest to the TDO pin.
Table 21-1 lists the instructions supported along with their opcodes,
IR3–IR0. The last three instructions in the table are reserved for manufacturing purposes only.
Unused opcodes are currently decoded to perform the BYPASS operation, but Motorola reserves the right to change their decodings in the future.
21.5.1 EXTEST Instruction
The external test instruction (EXTEST) selects the boundary-scan register. The EXTEST instruction forces all output pins and bidirectional pins configured as outputs to the preloaded fixed values (with the
SAMPLE/PRELOAD instruction) and held in the boundary-scan update registers. The EXTEST instruction can also configure the direction of bidirectional pins and establish high-impedance states on some pins.
EXTEST also asserts internal reset for the MMC2107 system logic to force a predictable internal state while performing external boundary scan operations.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
541
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Table 21-1. JTAG Instructions
Instruction
EXTEST
IDCODE
SAMPLE/PRELOAD
ENABLE_MCU_ONCE
IR3–IR0
0000
0001
0010
0011
Instruction Summary
Selects the boundary scan register while applying fixed values to output pins and asserting functional reset
Selects IDCODE register for shift
Selects the boundary scan register for shifting, sampling, and preloading without disturbing functional operation
Instruction to enable the M•CORE TAP controller
HIGHZ
CLAMP
BYPASS
1001
1100
1111
Selects the bypass register while three-stating all output pins and asserting functional reset
Selects bypass while applying fixed values to output pins and asserting functional reset
Selects the bypass register for data operations
Reserved
Reserved
0100
0110
0101
Instruction for chip manufacturing purposes only
Instruction for chip manufacturing purposes only
(1)
Reserved
0111–1000
1101–1110
1010–1011
Decoded to select bypass register
(2)
1. To exit this instruction, the TRST pin must be asserted or power-on reset.
2. Motorola reserves the right to change the decoding of the unused opcodes in the future.
21.5.2 IDCODE Instruction
The IDCODE instruction selects the 32-bit IDCODE register for connection as a shift path between the TDI pin and the TDO pin. This instruction allows interrogation of the MMC2107 to determine its version number and other part identification data. The IDCODE register has been implemented in accordance with the IEEE 1149.1 standard so that the least significant bit of the shift register stage is set to logic 1 on the rising edge of TCLK following entry into the capture-DR state. Therefore, the first bit to be shifted out after selecting the IDCODE register is always
Technical Data
542 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Instruction Shift Register a logic 1. The remaining 31 bits are also set to fixed values on the rising edge of TCLK following entry into the capture-DR state.
IDCODE is the default instruction placed into the instruction register when the top-level TAP resets. Thus, after a TAP reset, the IDCODE
(data) register will be selected automatically.
21.5.3 SAMPLE/PRELOAD Instruction
The SAMPLE/PRELOAD instruction provides two separate functions.
First, it obtains a sample of the system data and control signals present at the MMC2107 input pins and just prior to the boundary scan cell at the output pins. This sampling occurs on the rising edge of TCLK in the capture-DR state when an instruction encoding of hex 2 is resident in the instruction register. The user can observe this sampled data by shifting it through the boundary scan register to the output TDO by using the shift-DR state. Both the data capture and the shift operation are transparent to system operation.
NOTE: The user is responsible for providing some form of external synchronization to achieve meaningful results because there is no internal synchronization between TCLK and the system clock.
The second function of the SAMPLE/PRELOAD instruction is to initialize the boundary scan register update cells before selecting EXTEST or
CLAMP. This is achieved by ignoring the data being shifted out of the
TDO pin while shifting in initialization data. The update-DR state in conjunction with the falling edge of TCLK can then transfer this data to the update cells. This data will be applied to the external output pins when EXTEST or CLAMP instruction is applied.
21.5.4 ENABLE_MCU_ONCE Instruction
The ENABLE_MCU_ONCE is a public instruction to enable the
M•CORE OnCE TAP controller. When the OnCE TAP controller is enabled, the top-level TAP controller connects the internal OnCE TDO to the pin TDO and remains in the run-test/idle state. It will remain in this state until TRST is asserted. While the OnCE TAP controller is enabled, the top-level JTAG remains transparent.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
543
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.5.5 HIGHZ Instruction
The HIGHZ instruction is provided as a manufacturer’s optional public instruction to prevent having to backdrive the output pins during circuit-board testing. When HIGHZ is invoked, all output drivers, including the 2-state drivers, are turned off (for example, high impedance). The instruction selects the bypass register. HIGHZ also asserts internal reset for the MMC2107 system logic to force a predictable internal state.
21.5.6 CLAMP Instruction
The CLAMP instruction selects the bypass register and asserts internal reset while simultaneously forcing all output pins and bidirectional pins configured as outputs to the fixed values that are preloaded and held in the boundary scan update register. This instruction enhances test efficiency by reducing the overall shift path to a single bit (the bypass register) while conducting an EXTEST type of instruction through the boundary scan register.
21.5.7 BYPASS Instruction
The BYPASS instruction selects the single-bit bypass register, creating a single-bit shift register path from the TDI pin to the bypass register to the TDO pin. This instruction enhances test efficiency by reducing the overall shift path when a device other than the MMC2107 processor becomes the device under test on a board design with multiple chips on the overall IEEE 1149.1 standard defined boundary scan chain. The bypass register has been implemented in accordance with IEEE 1149.1 standard so that the shift register state is set to logic 0 on the rising edge of TCLK following entry into the capture-DR state. Therefore, the first bit to be shifted out after selecting the bypass register is always a logic 0 (to differentiate a part that supports an IDCODE register from a part that supports only the bypass register).
Technical Data
544 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
IDCODE Register
21.6 IDCODE Register
An IEEE 1149.1 standard compliant JTAG identification register
(IDCODE) has been included on the MMC2107.
Bit 15
0
Bit 7
0
Bit 31
0
Bit 23
1
6
0
14
1
30
0
22
1
5
0
13
1
29
0
21
0
4
1
12
1
28
0
20
0
3
1
11
0
27
0
19
0
2
1
10
0
26
1
18
0
Figure 21-3. IDCODE Register Bit Specification
1
0
9
0
25
0
17
0
Bit 8
0
Bit 0
1
Bit 24
1
Bit 16
1
Bits 31–28 — Version Number (Part Revision Number)
This is equivalent to the lower four bits of the PRN of the chip identification register located in the chip configuration module.
Bits 27–22 — Design Center
Indicates the Motorola Microcontroller Division
Bits 21–12 — Device Number (Part Identification Number)
Bits 19-12 are equivalent to the PIN of the chip identification register located in the chip configuration module.
Bits 11–1 — JEDEC ID
Indicates the reduced JEDEC ID for Motorola. JEDEC refers to the
Joint Electron Device Engineering Council. Refer to JEDEC publication 106-A and chapter 11 of the IEEE 1149.1 standard for further information on this field.
Bit 0
Differentiates this register as the JTAG IDCODE register (as opposed to the bypass register), according to the IEEE 1149.1 standard
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
545
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.7 Bypass Register
The MMC2107 includes an IEEE 1149.1 standard-compliant bypass register, which creates a single bit shift register path from TDI to the bypass register to TDO when the BYPASS instruction is selected.
21.8 Boundary SCAN Register
MMC2107 includes an IEEE 1149.1 standard-compliant boundary-scan register. The boundary-scan register is connected between TDI and
TDO when the EXTEST or SAMPLE/PRELOAD instructions are selected. This register captures signal pin data on the input pins, forces fixed values on the output signal pins, and selects the direction and drive characteristics (a logic value or high impedance) of the bidirectional and three-state signal pins.
21.9 Restrictions
The test logic is implemented using static logic design, and TCLK can be stopped in either a high or low state without loss of data. The system logic, however, operates on a different system clock which is not synchronized to TCLK internally. Any mixed operation requiring the use of the IEEE 1149.1 standard test logic, in conjunction with system functional logic that uses both clocks, must have coordination and synchronization of these clocks done externally.
The control afforded by the output enable signals using the boundary scan register and the EXTEST instruction requires a compatible circuit-board test environment to avoid device-destructive configurations. The user must avoid situations in which MMC2107 output drivers are enabled into actively driven networks.
Technical Data
546 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Non-Scan Chain Operation
MMC2107 features a low-power stop mode. The interaction of the scan chain interface with low-power stop mode is:
1. The TAP controller must be in the test-logic-reset state to either enter or remain in the low-power stop mode. Leaving the test-logic-reset state negates the ability to achieve low-power, but does not otherwise affect device functionality.
2. The TCLK input is not blocked in low-power stop mode. To consume minimal power, the TCLK input should be externally connected to V
DD
.
3. The TMS, TDI, TRST pins include on-chip pullup resistors. In low-power stop mode, these three pins should remain either unconnected or connected to V
DD
to achieve minimal power consumption.
21.10 Non-Scan Chain Operation
Keeping the TAP controller in the test-logic-reset state will ensure that the scan chain test logic is kept transparent to the system logic. It is recommended that TMS, TDI, TCLK, and TRST be pulled up. TRST could be connected to ground. However, since there is a pullup on
TRST, some amount of current will result. JTAG will be initialized to the test-logic-reset state on power-up without TRST asserted low due to the
JTAG power-on-reset internal input. The low-level TAP module in the
M•CORE also has the power-on-reset input.
21.11 Boundary Scan
The MMC2107 boundary-scan register contains 200 bits. This register can be connected between TDI and TDO when EXTEST or
SAMPLE/PRELOAD instructions are selected. This register is used for capturing signal pin data on the input pins, forcing fixed values on the output signal pins, and selecting the direction and drive characteristics
(a logic value or high impedance) of the bidirectional and three-state signal pins.
This IEEE 1149.1 standard-compliant boundary-scan register contains bits for bonded-out and non-bonded signals excluding JTAG signals, analog signals, power supplies, compliance enable pins, and clock
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
547
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE signals.To maintain JTAG compliance, TEST should be held to logic 0 and DE should be held to logic 1. These non-scanned pins are shown in
Table 21-2. List of Pins Not Scanned in JTAG Mode
Pin Name
EXTAL
XTAL
V
DDSYN
V
SSSYN
PQA4–PQA3 and PQA1–PQA0
PQB3–PQB0
V
RH
V
RL
V
DDA
V
SSA
V
DDH
TRST
TCLK
TMS
TDI
TDO
DE
TEST
V pp
V
DDF
V
SSF
V
STBY
V
DD
V
SS
Pin Type
Clock/analog
Clock/analog
Supply
Supply
Analog
Analog
Supply
Supply
Supply
Supply
Supply
JTAG
JTAG
JTAG
JTAG
JTAG
JTAG compliance enable
JTAG compliance enable
Supply
Supply
Supply
Supply
Supply
Supply
Technical Data
548 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Boundary Scan
Table 21-3 defines the boundary-scan register.
• The first column shows bit numbers assigned to each of the register’s cells. The bit nearest to TDO (the first to be shifted in) is defined as bit 0.
• The second column lists the logical state bit for each MMC2107 pin alternately with the read/write direction control bit for that pin.
The logic state bits are non-inverting with respect to their associated pins, so that a 1 logical state bit equates to a logical high voltage on its corresponding pin. A direction control bit value of 1 causes a pin’s logical state to be expressed by its logic state bit, a read of a pin. A direction control bit value of 0 causes a pin’s logical voltage to follow the state of its logical state bit, a write to a pin.
Table 21-3. Boundary-Scan Register Definition (Sheet 1 of 4)
(Note: Shaded regions indicate optional pins)
Bit
Logical State and Direction
Control Bits for Each Pin
0 D31 logical state
1 D31 direction control
2 A12 logical state
3 A12 direction control
4 A13 logical state
5 A13 direction control
6 A14 logical state
7 A14 direction control
8 A15 logical state
9 A15 direction control
10 A16 logical state
11 A16 direction control
12 A17 logical state
13 A17 direction control
14 CLKOUT logical state
15 CLKOUT direction control
16 A18 logical state
Bit
Logical State and Direction
Control Bits for Each Pin
17 A18 direction control
18 A19 logical state
19 A19 direction control
20 RSTOUT logical state
21 RSTOUT direction control
22 A20 logical state
23 A20 direction control
24 RESET logical state
25 RESET direction control
26 A21 logical state
27 A21 direction control
28 A22 logical state
29 A22 direction control
30 TEA logical state
31 TEA direction control
32 EB0 logical state
33 EB0 direction control
JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
549
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Table 21-3. Boundary-Scan Register Definition (Sheet 2 of 4)
(Note: Shaded regions indicate optional pins)
Bit
Logical State and Direction
Control Bits for Each Pin
34 EB1 logical state
35 EB1 direction control
36 TA logical state
37 TA direction control
38 EB2 logical state
39 EB2 direction control
40 SHS logical state
41 SHS direction control
42 EB3 logical state
43 EB3 direction control
44 OE logical state
45 OE direction control
46 SS logical state
47 SS direction control
48 SCK logical state
49 SCK direction control
50 MISO logical state
51 MISO direction control
52 MOSI logical state
53 MOSI direction control
54 INT7 logical state
55 INT7 direction control
56 INT6 logical state
57 INT6 direction control
58 CS0 logical state
59 CS0 direction control
60 CS1 logical state
61 CS1 direction control
62 INT5 logical state
63 INT5 direction control
Bit
Logical State and Direction
Control Bits for Each Pin
64 CS2 logical state
65 CS2 direction control
66 INT4 logical state
67 INT4 direction control
68 CS3 logical state
69 CS3 direction control
70 TC0 logical state
71 TC0 direction control
72 INT3 logical state
73 INT3 direction control
74 TC1 logical state
75 TC1 direction control
76 INT2 logical state
77 INT2 direction control
78 INT1 logical state
79 INT1 direction control
80 INT0 logical state
81 INT0 direction control
82 RXD1 logical state
83 RXD1 direction control
84 TXD1 logical state
85 TXD1 direction control
86 RXD2 logical state
87 RXD2 direction control
88 TC2 logical state
89 TC2 direction control
90 TXD2 logical state
91 TXD2 direction control
92 CSE0 logical state
93 CSE0 direction control
Technical Data
550 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Boundary Scan
Table 21-3. Boundary-Scan Register Definition (Sheet 3 of 4)
(Note: Shaded regions indicate optional pins)
Bit
Logical State and Direction
Control Bits for Each Pin
94 ICOC1_0 logical state
95 ICOC1_0 direction control
96 CSE1 logical state
97 CSE1 direction control
98 R/W logical state
99 R/W direction control
100 ICOC1_1 logical state
101 ICOC1_1 direction control
102 ICOC1_2 logical state
103 ICOC1_2 direction control
104 ICOC1_3 logical state
105 ICOC1_3 direction control
106 ICOC2_0 logical state
107 ICOC2_0 direction control
108 ICOC2_1 logical state
109 ICOC2_1 direction control
110 ICOC2_2 logical state
111 ICOC2_2 direction control
112 ICOC2_3 logical state
113 ICOC2_3 direction control
114 D0 logical state
115 D0 direction control
116 A0 logical state
117 A0 direction control
118 A1 logical state
119 A1 direction control
120 D1 logical state
121 D1 direction control
122 A2 logical state
123 A2 direction control
Bit
Logical State and Direction
Control Bits for Each Pin
124 D2 logical state
125 D2 direction control
126 D3 logical state
127 D3 direction control
128 D4 logical state
129 D4 direction control
130 D5 logical state
131 D5 direction control
132 D6 logical state
133 D6 direction control
134 D7 logical state
135 D7 direction control
136 D8 logical state
137 D8 direction control
138 D9 logical state
139 D9 direction control
140 D10 logical state
141 D10 direction control
142 D11 logical state
143 D11 direction control
144 D12 logical state
145 D12 direction control
146 D13 logical state
147 D13 direction control
148 D14 logical state
149 D14 direction control
150 A3 logical state
151 A3 direction control
152 A4 logical state
153 A4 direction control
JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
551
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Table 21-3. Boundary-Scan Register Definition (Sheet 4 of 4)
(Note: Shaded regions indicate optional pins)
Bit
Logical State and Direction
Control Bits for Each Pin
154 D15 logical state
155 D15 direction control
156 A5 logical state
157 A5 direction control
158 D16 logical state
159 D16 direction control
160 A6 logical state
161 A6 direction control
162 A7 logical state
163 A7 direction control
164 D17 logical state
165 D17 direction control
166 D18 logical state
167 D18 direction control
168 D19 logical state
169 D19 direction control
170 D20 logical state
171 D20 direction control
172 D21 logical state
173 D21 direction control
174 D22 logical state
175 D22 direction control
176 A8 logical state
Bit
Logical State and Direction
Control Bits for Each Pin
177 A8 direction control
178 A9 logical state
179 A9 direction control
180 D23 logical state
181 D23 direction control
182 A10 logical state
183 A10 direction control
184 D24 logical state
185 D24 direction control
186 D25 logical state
187 D25 direction control
188 A11 logical state
189 A11 direction control
190 D26 logical state
191 D16 direction control
192 D27 logical state
193 D27 direction control
194 D28 logical state
195 D28 direction control
196 D29 logical state
197 D29 direction control
198 D30 logical state
199 D30 direction control
Technical Data
552 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Low-Level TAP (OnCE) Module
21.12 Low-Level TAP (OnCE) Module
The low-level TAP (OnCE, on-chip emulation) circuitry provides a simple, inexpensive debugging interface that allows external access to the processor’s internal registers and to memory/peripherals. OnCE capabilities are controlled through a serial interface, mapped onto a
JTAG test access port (TAP) protocol.
for a block diagram of the OnCE.
NOTE: The interface to the OnCE controller and its resources is based on the
TAP defined for JTAG in the IEEE 1149.1 standard.
PIPELINE
INFORMATION
BREAKPOINT
AND TRACE
LOGIC
OnCE
CONTROLLER
AND SERIAL
INTERFACE
TCLK
TDI
TMS
TDO
TRST
DE
PC
FIFO
BREAKPOINT
REGISTERS
AND
COMPARATORS
Figure 21-4. OnCE Block Diagram
shows the OnCE (low-level TAP module) data registers in the MMC2107.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
553
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Technical Data
554 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Signal Descriptions
21.13 Signal Descriptions
The OnCE pin interface is used to transfer OnCE instructions and data to the OnCE control block. Depending on the particular resource being accessed, the CPU may need to be placed in debug mode. For resources outside of the CPU block and contained in the OnCE block, the processor is not disturbed and may continue execution. If a processor resource is required, the OnCE controller may assert a debug request (DBGRQ) to the CPU. This causes the CPU to finish the instruction being executed, save the instruction pipeline information, enter debug mode, and wait for further commands. Asserting DBGRQ causes the device to exit stop, doze, or wait mode.
21.13.1 Debug Serial Input (TDI)
Data and commands are provided to the OnCE controller through the
TDI pin. Data is latched on the rising edge of the TCLK serial clock. Data is shifted into the OnCE serial port least significant bit (LSB) first.
21.13.2 Debug Serial Clock (TCLK)
The TCLK pin supplies the serial clock to the OnCE control block. The serial clock provides pulses required to shift data and commands into and out of the OnCE serial port. (Data is clocked into the OnCE on the rising edge and is clocked out of the OnCE serial port on the falling edge.) The debug serial clock frequency must be no greater than
50 percent of the processor clock frequency.
21.13.3 Debug Serial Output (TDO)
Serial data is read from the OnCE block through the TDO pin. Data is always shifted out the OnCE serial port LSB first. Data is clocked out of the OnCE serial port on the falling edge of TCLK. TDO is three-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCLK.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
555
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.13.4 Debug Mode Select (TMS)
The TMS input is used to cycle through states in the OnCE debug controller. Toggling the TMS pin while clocking with TCLK controls the transitions through the TAP state controller.
21.13.5 Test Reset (TRST)
The TRST input is used to reset the OnCE controller externally by placing the OnCE control logic in a test logic reset state. OnCE operation is disabled in the reset controller and reserved states.
21.13.6 Debug Event (DE)
The DE pin is a bidirectional open drain pin. As an input, DE provides a fast means of entering debug mode from an external command controller. As an output, this pin provides a fast means of acknowledging debug mode entry to an external command controller.
The assertion of this pin by a command controller causes the CPU to finish the current instruction being executed, save the instruction pipeline information, enter debug mode, and wait for commands to be entered from the TDI line. If DE was used to enter debug mode, then DE must be negated after the OnCE responds with an acknowledgment and before sending the first OnCE command.
The assertion of this pin by the CPU acknowledges that it has entered debug mode and is waiting for commands to be entered from the TDI line.
21.14 Functional Description
The on-chip emulation (OnCE) circuitry provides a simple, inexpensive debugging interface that allows external access to the processor’s internal registers and to memory/peripherals. OnCE capabilities are controlled through a serial interface, mapped onto a JTAG test access
port (TAP) protocol. Figure 21-6
shows the components of the OnCE circuitry.
Technical Data
556 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
The interface to the OnCE controller and its resources are based on the
TAP defined for JTAG in the IEEE 1149.1 standard.
21.14.1 Operation
An instruction is scanned into the OnCE module through the serial interface and then decoded. Data may then be scanned in and used to update a register or resource on a write to the resource, or data associated with a resource may be scanned out for a read of the resource.
1
TEST-LOGIC-RESET
0
0
RUN-TEST/IDLE
1
1
0
SELECT DR-
SCAN
0
CAPTURE — DR
0
1
SHIFT — DR
1
EXIT1 — DR
0
0
1
PAUSE — DR
1
0
EXIT2 — DR
1
UPDATE — DR
1 0
1
0
SELECT — IR
SCAN
0
CAPTURE — IR
0
SHIFT — IR
1
EXIT1 — IR
0
0
1
PAUSE — IR
1
0
EXIT2 — IR
1
UPDATE — IR
1 0
1
Figure 21-6. OnCE Controller
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
557
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
For accesses to the CPU internal state, the OnCE controller requests the
CPU to enter debug mode via the CPU DBGRQ input. Once the CPU enters debug mode, as indicated by the OnCE status register, the processor state may be accessed through the CPU scan register.
The OnCE controller is implemented as a 16-state finite state machine, with a one-to-one correspondence to the states defined for the JTAG
TAP controller.
CPU registers and the contents of memory locations are accessed by scanning instructions and data into and out of the CPU scan chain.
Required data is accessed by executing the scanned instructions.
Memory locations may be read by scanning in a load instruction to the
CPU that references the desired memory location, executing the load instruction, and then scanning out the result of the load. Other resources are accessed in a similar manner.
Resources contained in the OnCE module that do not require the CPU to be halted for access may be controlled while the CPU is executing and do not interfere with normal processor execution. Accesses to certain resources, such as the PC FIFO and the count registers, while not part of the CPU, may require the CPU to be stopped to allow access to avoid synchronization hazards. If it is known that the CPU clock is enabled and running no slower than the TCLK input, there is sufficient synchronization performed to allow reads but not writes of these specific resources. Debug firmware may ensure that it is safe to access these resources by reading the OSR to determine the state of the CPU prior to access. All other cases require the CPU to be in the debug state for deterministic operation.
21.14.2 OnCE Controller and Serial Interface
is a block diagram of the OnCE controller and serial interface.
The OnCE command register acts as the instruction register (IR) for the
TAP controller. All other OnCE resources are treated as data registers
(DR) by the TAP controller. The command register is loaded by serially shifting in commands during the TAP controller shift-IR state, and is loaded during the update-IR state. The command register selects a
Technical Data
558 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
OnCE resource to be accessed as a DR during the TAP controller capture-DR, shift-DR and update-DR states.
OnCE COMMAND REGISTER
TDI
TCLK
ISBKPT
ISTRACE
ISDR
OnCE
DECODER
OnCE TAP
CONTROLLER
TMS
OnCE STATUS
AND CONTROL
REGISTERS
REGISTER
READ
CPU
CONTROL/
STATUS
REGISTER
WRITE
Figure 21-7. OnCE Controller and Serial Interface
TDO
21.14.3 OnCE Interface Signals
The following paragraphs describe the OnCE interface signals to other internal blocks associated with the OnCE controller. These signals are not available externally, and descriptions are provided to improve understanding of OnCE operation.
21.14.3.1 Internal Debug Request Input (IDR)
The internal debug request input is a hardware signal which is used in some implementations to force an immediate debug request to the CPU.
If present and enabled, it functions in an identical manner to the control function provided by the DR control bit in the OCR. This input is maskable by a control bit in the OCR.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
559
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.3.2 CPU Debug Request (DBGRQ)
The DBGRQ signal is asserted by the OnCE control logic to request the
CPU to enter the debug state. It may be asserted for a number of different conditions. Assertion of this signal causes the CPU to finish the current instruction being executed, save the instruction pipeline information, enter debug mode, and wait for further commands.
Asserting DBGRQ causes the device to exit stop, doze, or wait mode.
21.14.3.3 CPU Debug Acknowledge (DBGACK)
The CPU asserts the DBGACK signal upon entering the debug state.
This signal is part of the handshake mechanism between the OnCE control logic and the CPU.
21.14.3.4 CPU Breakpoint Request (BRKRQ)
The BRKRQ signal is asserted by the OnCE control logic to signal that a breakpoint condition has occurred for the current CPU bus access.
21.14.3.5 CPU Address, Attributes (ADDR, ATTR)
The CPU address and attribute information may be used in the memory breakpoint logic to qualify memory breakpoints with access address and cycle type information.
21.14.3.6 CPU Status (PSTAT)
The trace logic uses the PSTAT signals to qualify trace count decrements with specific CPU activity.
21.14.3.7 OnCE Debug Output (DEBUG)
The DEBUG signal is used to indicate to on-chip resources that a debug session is in progress. Peripherals and other units may use this signal to modify normal operation for the duration of a debug session. This may involve the CPU executing a sequence of instructions solely for the purpose of visibility/system control. These instructions are not part of the normal instruction stream that the CPU would have executed had it not been placed in debug mode.
Technical Data
560 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
This signal is asserted the first time the CPU enters the debug state and remains asserted until the CPU is released by a write to the OnCE command register with the GO and EX bits set, and a register specified as either no register selected or the CPUSCR. This signal remains asserted even though the CPU may enter and exit the debug state for each instruction executed under control of the OnCE controller.
21.14.4 OnCE Controller Registers
This section describes the OnCE controller registers:
• OnCE command register (OCMR)
• OnCE control register (OCR)
• OnCE status register (OSR)
All OnCE registers are addressed by means of the RS field in the OCMR, as shown in
.
21.14.4.1 OnCE Command Register
The OnCE command register (OCMR) is an 8-bit shift register that receives its serial data from the TDI pin. This register corresponds to the
JTAG IR and is loaded when the update-IR TAP controller state is entered. It holds the 8-bit commands shifted in during the shift-IR controller state to be used as input for the OnCE decoder. The OCMR contains fields for controlling access to a OnCE resource, as well as controlling single-step operation, and exit from OnCE mode.
Although the OCMR is updated during the update-IR TAP controller state, the corresponding resource is accessed in the DR scan sequence of the TAP controller, and as such, the update-DR state must be transitioned through in order for an access to occur. In addition, the update-DR state must also be transitioned through in order for the single-step and/or exit functionality to be performed, even though the command appears to have no data resource requirement associated with it.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
561
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Bit 7
R/W
6
G
5
EX
4
RS4
3
RS3
2
RS2
1
RS1
Figure 21-8. OnCE Command Register (OCMR)
Bit 0
RS0
R/W — Read/Write Bit
1 = Read the data in the register specified by the RS field.
0 = Write the data associated with the command into the register specified by the RS field.
GO — Go Bit
When the GO bit is set, the device executes the instruction in the IR register in the CPUSCR. To execute the instruction, the processor leaves debug mode, executes the instruction, and if the EX bit is cleared, returns to debug mode immediately after executing the instruction. The processor resumes normal operation if the EX bit is set. The GO command is executed only if the operation is a read/write to either the CPUSCR or to “no register selected.” Otherwise, the GO bit has no effect. The processor leaves debug mode after the TAP controller update-DR state is entered.
1 = Execute instruction in IR
0 = Inactive (no action taken)
EX — Exit Bit
When the EX bit is set, the processor leaves debug mode and resumes normal operation until another debug request is generated.
The exit command is executed only if the GO bit is set and the operation is a read/write to the CPUSCR or a read/write to “no register selected.” Otherwise, the EX bit has no effect. The processor exits debug mode after the TAP controller update-DR state is entered.
1 = Leave debug mode
0 = Remain in debug mode
RS4–RS0 — Register Select Field
The RS field defines the source for the read operation or the destination for the write operation.
Table 21-4 shows OnCE register
addresses.
Technical Data
562 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
Table 21-4. OnCE Register Addressing
RS4–RS0
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
Register Selected
Reserved
Reserved
Reserved
OTC — OnCE trace counter
MBCA — memory breakpoint counter A
MBCB — memory breakpoint counter B
PC FIFO — program counter FIFO and increment counter
BABA — breakpoint address base register A
BABB — breakpoint address base register B
BAMA — breakpoint address mask register A
01010
01011
01100
01101
01110
01111
BAMB — breakpoint address mask register B
CPUSCR — CPU scan chain register
Bypass — no register selected
OCR — OnCE control register
OSR — OnCE status register
Reserved (factory test control register — do not access)
10000 Reserved (MEM_BIST — do not access)
10001–10110 Reserved (bypass, do not access)
10111 Reserved (LSRL, do not access)
11000–11110 Reserved (bypass, do not access)
11111 Bypass
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
563
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.4.2 OnCE Control Register
The 32-bit OnCE control register (OCR) selects the events that put the device in debug mode and enables or disables sections of the OnCE logic.
Read:
Write:
Reset:
Bit 31
0
0
Bit 23
0 Read:
Write:
Reset: 0
Bit 15
Read:
Write:
Reset:
DR
0
Bit 7
Read:
Write:
Reset:
BCB1
30
0
0
22
0
0
14
IDRE
0
6
BCB0
29
0
0
21
0
0
13
TME
0
5
RCA
28
0
0
20
0
0
12
FRZC
0
4
BCA4
27
0
0
19
0
0
11
RCB
0
3
BCA3
0
18
0
BCB4
0
2
26
0
0
10
BCA2
0
1
0
9
25
0
0
17
SQC1
BCB3
BCA1
0 0 0 0
= Unimplemented or reserved
0 0
Figure 21-9. OnCE Control Register (OCR)
0
Bit 24
0
0
Bit 16
SQC0
0
Bit 8
BCB2
0
Bit 0
BCA0
0
SQC1 and SQC0 — Sequential Control Field
The SQC field allows memory breakpoint B and trace occurrences to be suspended until a qualifying event occurs. Test logic reset clears the SQC field. See
Technical Data
564 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
Table 21-5. Sequential Control Field Settings
SQC1 and SQC0
00
01
10
11
Meaning
Disable sequential control operation. Memory breakpoints and trace operation are unaffected by this field.
Suspend normal trace counter operation until a breakpoint condition occurs for memory breakpoint B. In this mode, memory breakpoint B occurrences no longer cause breakpoint requests to be generated.
Instead, trace counter comparisons are suspended until the first memory breakpoint B occurrence. After the first memory breakpoint
B occurrence, trace counter control is released to perform normally, assuming TME is set. This allows a sequence of breakpoint conditions to be specified prior to trace counting.
Qualify memory breakpoint B matches with a breakpoint occurrence for memory breakpoint A. In this mode, memory breakpoint A occurrences no longer cause breakpoint requests to be generated.
Instead, memory breakpoint B comparisons are suspended until the first memory breakpoint A occurrence. After the first memory breakpoint A occurrence, memory breakpoint B is enabled to perform normally. This allows a sequence of breakpoint conditions to be specified.
Combine the 01 and 10 qualifications. In this mode, no breakpoint requests are generated, and trace count operation is enabled once a memory breakpoint B occurrence follows a memory breakpoint A occurrence if TME is set.
DR — Debug Request Bit
DR requests the CPU to enter debug mode unconditionally. The PM bits in the OnCE status register indicate that the CPU is in debug mode. Once the CPU enters debug mode, it returns there even with a write to the OCMR with GO and EX set until the DR bit is cleared.
Test logic reset clears the DR bit.
IDRE — Internal Debug Request Enable Bit
The internal debug request (IDR) input to the OnCE control logic may not be used in all implementations. In some implementations, the IDR control input may be connected and used as an additional hardware debug request. Test logic reset clears the IDRE bit.
1 = IDR input enabled
0 = IDR input disabled
JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
565
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
TME — Trace Mode Enable Bit
TME enables trace operation. Test logic reset clears the TME bit.
Trace operation is also affected by the SQC field.
1 = Trace operation enabled
0 = Trace operation disabled
FRZC — Freeze Control Bit
This control bit is used in conjunction with memory breakpoint B registers to select between asserting a breakpoint condition when a memory breakpoint B occurs or freezing the PC FIFO from further updates when memory breakpoint B occurs while allowing the CPU to continue execution. The PC FIFO remains frozen until the FRZO bit in the OSR is cleared.
1 = Memory breakpoint B occurrence freezes PC FIFO and does not assert breakpoint condition.
0 = Memory breakpoint B occurrence asserts breakpoint condition.
RCB and RCA — Memory Breakpoint B and A Range Control Bits
RCB and RDA condition enabled memory breakpoint occurrences happen when memory breakpoint matches are either within or outside the range defined by memory base address and mask.
1 = Condition breakpoint on access outside of range
0 = Condition breakpoint on access within range
BCB4–BCB0 and BCA4–BCA0 — Memory Breakpoint B and A Control
Fields
The BCB and BCA fields enable memory breakpoints and qualify the access attributes to select whether the breakpoint matches are recognized for read, write, or instruction fetch (program space) accesses. Test logic reset clears BCB4–BCB0 and BCA4–BCA0.
Technical Data
566 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
Table 21-6. Memory Breakpoint Control Field Settings
10111
11000
11001
11010
11011
11100
10001
10010
10011
10100
10101
10110
11101
11110
11111
BCB4–BCB0
BCA4–BCA0
00000
00001
00010
00011
00100
00101
00110
00111
01XXX
10000
Description
Breakpoint disabled
Qualify match with any access
Qualify match with any instruction access
Qualify match with any data access
Qualify match with any change of flow instruction access
Qualify match with any data write
Qualify match with any data read
Reserved
Reserved
Reserved
Qualify match with any user access
Qualify match with any user instruction access
Qualify match with any user data access
Qualify match with any user change of flow access
Qualify match with any user data write
Qualify match with any user data read
Reserved
Reserved
Qualify match with any supervisor access
Qualify match with any supervisor instruction access
Qualify match with any supervisor data access
Qualify match with any supervisor change of flow access
Qualify match with any supervisor data write
Qualify match with any supervisor data read
Reserved
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
567
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.4.3 OnCE Status Register
The 16-bit OnCE status register (OSR) indicates the reason(s) that debug mode was entered and the current operating mode of the CPU.
Read:
Write:
Reset:
Bit 15
0
Bit 7
Read: MBO
Write:
Reset: 0
14
0
6
SWO
13
0
5
TO
12
0
4
FRZO
11
0
3
SQB
10
0
2
SQA
0 0 0
= Unimplemented or reserved
0 0
Figure 21-10. OnCE Status Register (OSR)
9
HDRO
0
1
PM1
0
Bit 8
DRO
0
Bit 0
PM0
0
HDRO — Hardware Debug Request Occurrence Flag
HDRO is set when the processor enters debug mode as a result of a hardware debug request from the IDR signal or the DE pin. This bit is cleared on test logic reset or when debug mode is exited with the GO and EX bits set.
DRO — Debug Request Occurrence Flag
DRO is set when the processor enters debug mode and the debug request (DR) control bit in the OnCE control register is set. This bit is cleared on test logic reset or when debug mode is exited with the GO and EX bits set.
MBO — Memory Breakpoint Occurrence Flag
MBO is set when a memory breakpoint request has been issued to the CPU via the BRKRQ input and the CPU enters debug mode. In some situations involving breakpoint requests on instruction prefetches, the CPU may discard the request along with the prefetch.
In this case, this bit may become set due to the CPU entering debug mode for another reason. This bit is cleared on test logic reset or when debug mode is exited with the GO and EX bits set.
Technical Data
568 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
SWO — Software Debug Occurrence Flag
SWO bit is set when the processor enters debug mode of operation as a result of the execution of the BKPT instruction. This bit is cleared on test logic reset or when debug mode is exited with the GO and EX bits set.
TO — Trace Count Occurrence Flag
TO is set when the trace counter reaches zero with the trace mode enabled and the CPU enters debug mode. This bit is cleared on test logic reset or when debug mode is exited with the GO and EX bits set.
FRZO — FIFO Freeze Occurrence Flag
FRZO is set when a FIFO freeze occurs. This bit is cleared on test logic reset or when debug mode is exited with the GO and EX bits set.
SQB — Sequential Breakpoint B Arm Occurrence Flag
SQB is set when sequential operation is enabled and a memory breakpoint B event has occurred to enable trace counter operation.
This bit is cleared on test logic reset or when debug mode is exited with the GO and EX bits set.
SQA — Sequential Breakpoint A Arm Occurrence Flag
SQA is set when sequential operation is enabled and a memory breakpoint A event has occurred to enable memory breakpoint B operation. This bit is cleared on test logic reset or when debug mode is exited with the GO and EX bits set.
PM1 and PM0 — Processor Mode Field
These flags reflect the processor operating mode. They allow coordination of the OnCE controller with the CPU for synchronization.
Table 21-7. Processor Mode Field Settings
PM1 and PM0
00
01
10
11
Meaning
Processor in normal mode
Processor in stop, doze, or wait mode
Processor in debug mode
Reserved
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
569
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.5 OnCE Decoder (ODEC)
The ODEC receives as input the 8-bit command from the OCMR and status signals from the processor. The ODEC generates all the strobes required for reading and writing the selected OnCE registers.
21.14.6 Memory Breakpoint Logic
Memory breakpoints can be set for a particular memory location or on accesses within an address range. The breakpoint logic contains an input latch for addresses, registers that store the base address and address mask, comparators, attribute qualifiers, and a breakpoint counter.
illustrates the basic functionality of the OnCE memory breakpoint logic. This logic is duplicated to provide two independent breakpoint resources.
ADDR[31:0]
ATTR
BC[4:0], RCx
MEMORY ADDRESS LATCH
DSCK
DSO
DSI
ADDRESS COMPARATOR
MATCH
MEMORY
BREAKPOINT
QUALIFICATION
ADDRESS BASE REGISTER X
BREAKPOINT
MATCH
OCCURRED
ADDRESS MASK REGISTER X
DEC
BREAKPOINT COUNTER
COUNT = 0
Technical Data
570
ISBKPTx
Figure 21-11. OnCE Memory Breakpoint Logic
JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
Address comparators can be used to determine where a program may be getting lost or when data is being written to areas which should not be written. They are also useful in halting a program at a specific point to examine or change registers or memory. Using address comparators to set breakpoints enables the user to set breakpoints in RAM or ROM in any operating mode. Memory accesses are monitored according to the contents of the OCR.
The address comparator generates a match signal when the address on the bus matches the address stored in the breakpoint address base register, as masked with individual bit masking capability provided by the breakpoint address mask register. The address match signal and the access attributes are further qualified with the RCx4–RCx0 and
BCx4–BCx0 control bits. This qualification is used to decrement the breakpoint counter conditionally if its contents are non-zero. If the contents are zero, the counter is not decremented and the breakpoint event occurs (ISBKPTx asserted).
21.14.6.1 Memory Address Latch (MAL)
The MAL is a 32-bit register that latches the address bus on every access.
21.14.6.2 Breakpoint Address Base Registers
The 32-bit breakpoint address base registers (BABA and BABB) store memory breakpoint base addresses. BABA and BABB can be read or written through the OnCE serial interface. Before enabling breakpoints, the external command controller should load these registers.
21.14.7 Breakpoint Address Mask Registers
The 32-bit breakpoint address mask registers (BAMA and BAMB) registers store memory breakpoint base address masks. BAMA and
BAMB can be read or written through the OnCE serial interface. Before enabling breakpoints, the external command controller should load these registers.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
571
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.7.1 Breakpoint Address Comparators
The breakpoint address comparators are not externally accessible. Each compares the memory address stored in MAL with the contents of BABx, as masked by BAMx, and signals the control logic when a match occurs.
21.14.7.2 Memory Breakpoint Counters
The 16-bit memory breakpoint counter registers (MBCA and MBCB) are loaded with a value equal to the number of times, minus one, that a memory access event should occur before a memory breakpoint is declared. The memory access event is specified by the RCx4–RCx0 and
BCx4–BCx0 bits in the OCR and by the memory base and mask registers. On each occurrence of the memory access event, the breakpoint counter, if currently non-zero, is decremented. When the counter has reached the value of zero and a new occurrence takes place, the ISBKPTx signal is asserted and causes the CPU’s BRKRQ input to be asserted. The MBCx can be read or written through the OnCE serial interface.
Anytime the breakpoint registers are changed, or a different breakpoint event is selected in the OCR, the breakpoint counter must be written afterward. This assures that the OnCE breakpoint logic is reset and that no previous events will affect the new breakpoint event selected.
21.14.8 OnCE Trace Logic
The OnCE trace logic allows the user to execute instructions in single or multiple steps before the device returns to debug mode and awaits
OnCE commands from the debug serial port. The OnCE trace logic is independent of the M•CORE trace facility, which is controlled through the trace mode bits in the M•CORE processor status register. The OnCE trace logic block diagram is shown in
.
Technical Data
572 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
21.14.8.1 OnCE Trace Counter
The OnCE trace counter register (OTC) is a 16-bit counter that allows more than one instruction to be executed in real time before the device returns to debug mode. This feature helps the software developer debug sections of code that are time-critical. The trace counter also enables the user to count the number of instructions executed in a code segment.
DSO
DSI
END
OF
INSTRUCTION
DEC
OnCE TRACE COUNTER
DSCK
COUNT = 0
Figure 21-12. OnCE Trace Logic Block Diagram
ISTRACE
The OTC register can be read, written, or cleared through the OnCE serial interface. If N instructions are to be executed before entering debug mode, the trace counter should be loaded with N – 1. N must not equal zero unless the sequential breakpoint control capability is being used. In this case a value of zero (indicating a single instruction) is allowed.
A hardware reset clears the OTC.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
573
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.8.2 Trace Operation
To initiate trace mode operation:
1. Load the OTC register with a value. This value must be non-zero, unless sequential breakpoint control operation is enabled in the
OCR register. In this case, a value of zero (indicating a single instruction) is allowed.
2. Initialize the program counter and instruction register in the
CPUSCR with values corresponding to the start location of the instruction(s) to be executed real-time.
3. Set the TME bit in the OCR.
4. Release the processor from debug mode by executing the appropriate command issued by the external command controller.
When debug mode is exited, the counter is decremented after each execution of an instruction. Interrupts can be serviced, and all instructions executed (including interrupt services) will decrement the trace counter.
When the trace counter decrements to zero, the OnCE control logic requests that the processor re-enter debug mode, and the trace occurrence bit TO in the OSR is set to indicate that debug mode has been requested as a result of the trace count function. The trace counter allows a minimum of two instructions to be specified for execution prior to entering trace (specified by a count value of one), unless sequential breakpoint control operation is enabled in the OCR. In this case, a value of zero (indicating a single instruction) is allowed.
21.14.9 Methods of Entering Debug Mode
The PM status field in the OSR indicates that the CPU has entered debug mode. The following paragraphs discuss conditions that invoke debug mode.
21.14.9.1 Debug Request During RESET
When the DR bit in the OCR is set, assertion of RESET causes the device to enter debug mode. In this case the device may fetch the reset
Technical Data
574 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description vector and the first instruction of the reset exception handler but does not execute an instruction before entering debug mode.
21.14.9.2 Debug Request During Normal Activity
Setting the DR bit in the OCR during normal device activity causes the device to finish the execution of the current instruction and then enter debug mode. Note that in this case the device completes the execution of the current instruction and stops after the newly fetched instruction enters the CPU instruction latch. This process is the same for any newly fetched instruction, including instructions fetched by interrupt processing or those that will be aborted by interrupt processing.
21.14.9.3 Debug Request During Stop, Doze, or Wait Mode
Setting the DR bit in the OCR when the device is in stop, doze, or wait mode (for instance, after execution of a STOP, DOZE, or WAIT instruction) causes the device to exit the low-power state and enter the debug mode. Note that in this case, the device completes the execution of the STOP, DOZE, or WAIT instruction and halts after the next instruction enters the instruction latch.
21.14.9.4 Software Request During Normal Activity
Executing the BKPT instruction when the FDB (force debug enable mode) control bit in the control state register is set causes the CPU to enter debug mode after the instruction following the BKPT instruction has entered the instruction latch.
21.14.10 Enabling OnCE Trace Mode
When the OnCE trace mode mechanism is enabled and the trace count is greater than zero, the trace counter is decremented for each instruction executed. Completing execution of an instruction when the trace counter is zero causes the CPU to enter debug mode.
NOTE: Only instructions actually executed cause the trace counter to decrement. An aborted instruction does not decrement the trace counter and does not invoke debug mode.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
575
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.11 Enabling OnCE Memory Breakpoints
When the OnCE memory breakpoint mechanism is enabled with a breakpoint counter value of zero, the device enters debug mode after completing the execution of the instruction that caused the memory breakpoint to occur. In case of breakpoints on instruction fetches, the breakpoint is acknowledged immediately after the execution of the fetched instruction. In case of breakpoints on data memory addresses, the breakpoint is acknowledged after the completion of the memory access instruction.
21.14.12 Pipeline Information and Write-Back Bus Register
A number of on-chip registers store the CPU pipeline status and are configured in the CPU scan chain register (CPUSCR) for access by the
OnCE controller. The CPUSCR is used to restore the pipeline and resume normal device activity upon return from debug mode. The
CPUSCR also provides a mechanism for the emulator software to access processor and memory contents.
shows the block diagram of the pipeline information registers contained in the CPUSCR.
31 0
WBBR TDO
31 0
PSR
31 0
PC
15 0 15 0
TDI CTL IR
Figure 21-13. CPU Scan Chain Register (CPUSCR)
Technical Data
576 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
21.14.12.1 Program Counter Register
The program counter register (PC) is a 32-bit latch that stores the value in the CPU program counter when the device enters debug mode. The
CPU PC is affected by operations performed during debug mode and must be restored by the external command controller when the CPU returns to normal mode.
21.14.12.2 Instruction Register
The instruction register (IR) provides a mechanism for controlling the debug session. The IR allows the debug control block to execute selected instructions; the debug control module provides single-step capability.
When scan-out begins, the IR contains the opcode of the next instruction to be executed at the time debug mode was entered. This opcode must be saved in order to resume normal execution at the point debug mode was entered.
On scan-in, the IR can be filled with an opcode selected by debug control software in preparation for exiting debug mode. Selecting appropriate instructions allows a user to examine or change memory locations and processor registers.
Once the debug session is complete and normal processing is to be resumed, the IR can be loaded with the value originally scanned out.
21.14.12.3 Control State Register
The control state register (CTL) is used to set control values when debug mode is exited. On scan-in, this register is used to control specific aspects of the CPU. Certain bits reflect internal processor status and should be restored to their original values.
The CTL register is a 16-bit latch that stores the value of certain internal
CPU state variables before debug mode is entered. This register is affected by the operations performed during the debug session and should be restored by the external command controller when returning to normal mode. In addition to saved internal state variables, the bits are used by emulation firmware to control the debug process.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
577
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Reserved bits represent the internal processor state. Restore these bits to their original value after a debug session is completed, for example, when a OnCE command is issued with the GO and EX bits set and not ignored. Set these bits to 1s while instructions are executed during a debug session.
Bit 15
Read:
Write:
Reset:
RSVD
Bit 7
Read:
Write:
Reset:
FDB
0
14
RSVD
6
SZ1
13
RSVD
5
SZ0
12
RSVD
4
TC2
11
RSVD
3
TC1
10
RSVD
2
TC0
0 0 0 0 0
Figure 21-14. Control State Register (CTL)
9
RSVD
1
RSVD
Bit 8
FFY
0
Bit 0
RSVD
FFY — Feed Forward Y Operand Bit
This control bit is used to force the content of the WBBR to be used as the Y operand value of the first instruction to be executed following an update of the CPUSCR. This gives the debug firmware the capability of updating processor registers by initializing the WBBR with the desired value, setting the FFY bit, and executing a MOV instruction to the desired register.
FDB — Force Debug Enable Mode Bit
Setting this control bit places the processor in debug enable mode. In debug enable mode, execution of the BKPT instruction as well as recognition of the BRKRQ input causes the processor to enter debug mode, as if the DBGRQ input had been asserted.
SZ1 and SZ0 — Prefetch Size Field
This control field is used to drive the CPU SIZ1 and SIZ0 outputs on the first instruction pre-fetch caused by issuing a OnCE command with the GO bit set and not ignored. It should be set to indicate a 16-bit size, for example, 0b10. This field should be restored to its original value after a debug session is completed, for example, when a OnCE command is issued with the GO and EX bits set and not ignored.
Technical Data
578 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
TC — Prefetch Transfer Code
This control field is used to drive the CPU TC2–TC0 outputs on the first instruction pre-fetch caused by issuing a OnCE command with the GO bit set and not ignored. It should typically be set to indicate a supervisor instruction access, for example, 0b110. This field should be restored to its original value after a debug session is completed, for example, when a OnCE command is issued with the GO and EX bits set and not ignored.
21.14.12.4 Writeback Bus Register
The writeback bus register (WBBR) is a means of passing operand information between the CPU and the external command controller.
Whenever the external command controller needs to read the contents of a register or memory location, it forces the device to execute an instruction that brings that information to WBBR.
For example, to read the content of processor register r0, a MOV r0,r0 instruction is executed, and the result value of the instruction is latched into the WBBR. The contents of WBBR can then be delivered serially to the external command controller.
To update a processor resource, this register is initialized with a data value to be written, and a MOV instruction is executed which uses this value as a write-back data value. The FFY bit in the CTL register forces the value of the WBBR to be substituted for the normal source value of a MOV instruction, thus allowing updates to processor registers to be performed.
21.14.12.5 Processor Status Register
The processor status register (PSR) is a 32-bit latch used to read or write the M•CORE processor status register. Whenever the external command controller needs to save or modify the contents of the
M•CORE processor status register, the PSR is used. This register is affected by the operations performed in debug mode and must be restored by the external command controller when returning to normal mode.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
579
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.13 Instruction Address FIFO Buffer (PC FIFO)
To ease debugging activity and keep track of program flow, a first-in-first-out (FIFO) buffer stores the addresses of the last eight instruction change-of-flow prefetches that were issued.
The FIFO is a circular buffer containing eight 32-bit registers and one
3-bit counter. All the registers have the same address, but any read access to the FIFO address causes the counter to increment and point to the next FIFO register. The registers are serially available to the external command controller through the common FIFO address.
Figure 21-15 shows the structure of the PC FIFO.
INSTRUCTION FETCH ADDRESS
PC FIFO REGISTER 0
PC FIFO REGISTER 1
Technical Data
580
PC FIFO REGISTER 2
PC FIFO REGISTER 3
PC FIFO REGISTER 4
PC FIFO REGISTER 5
PC FIFO REGISTER 6
PC FIFO REGISTER 7
PC FIFO SHIFT REGISTER
TCLK
TDO
Figure 21-15. OnCE PC FIFO
CIRCULAR
BUFFER
POINTER
JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
The FIFO is not affected by operations performed in debug mode, except for incrementing the FIFO pointer when the FIFO is read. When debug mode is entered, the FIFO counter points to the FIFO register containing the address of the oldest of the eight change-of-flow pre-fetches. The first FIFO read obtains the oldest address, and the following FIFO reads return the other addresses from the oldest to the newest, in order of execution.
To ensure FIFO coherence, a complete set of eight reads of the FIFO must be performed. Each read increments the FIFO pointer, causing it to point to the next location. After eight reads, the pointer points to the same location as before the start of the read procedure.
21.14.14 Reserved Test Control Registers
The reserved test control registers (MEM_BIST, FTCR, and LSRL) are reserved for factory testing.
CAUTION: To prevent damage to the device or system, do not access these registers during normal operation.
21.14.15 Serial Protocol
The serial protocol permits an efficient means of communication between the OnCE external command controller and the MCU. Before starting any debugging activity, the external command controller must wait for an acknowledgment that the device has entered debug mode.
The external command controller communicates with the device by sending 8-bit commands to the OnCE command register and 16 to 128 bits of data to one of the other OnCE registers. Both commands and data are sent or received LSB first. After sending a command, the external command controller must wait for the processor to acknowledge execution of certain commands before it can properly access another
OnCE register.
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
581
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
21.14.16 OnCE Commands
The OnCE commands can be classified as:
• Read commands (the device delivers the required data)
• Write commands (the device receives data and writes the data in one of the OnCE registers)
• Commands with no associated data transfers
21.14.17 Target Site Debug System Requirements
A typical debug environment consists of a target system in which the
MCU resides in the user-defined hardware.
The external command controller acts as the medium between the MCU target system and a host computer. The external command controller circuit acts as a serial debug port driver and host computer command interpreter. The controller issues commands based on the host computer inputs from a user interface program which communicates with the user.
21.14.18 Interface Connector for JTAG/OnCE Serial Port
Figure 21-16 shows the recommended connector pinout and interface
requirements for debug controllers that access the JTAG/OnCE port.
The connector has two rows of seven pins with 0.1-inch center-to-center spacing between pins in each row and each column.
Technical Data
582 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Functional Description
TARGET V
DD
10 k
Ω
10 k
Ω
10 k
Ω
10 k
Ω
WIRED OR WITH TARGET RESET
CIRCUIT. THIS SIGNAL MUST BE
ABLE TO ASSERT/MONITOR SYSTEM
RESET.
TDI
1
TDO
3
TCLK
5
GPIO/SI
7
TARGET_RESET
9
TARGET V
DD
11
GPIO/SO
13
GND
TOP VIEW
(0.1 INCH CENTER-TO-CENTER)
2
4
6
8
10
KEY (No Connect)
TMS
10 k
Ω
DE
10 k
Ω
12
14
TRST
10 k
Ω
TARGET V
DD
Note: GPIO/SI and GPIO/SO are not required for OnCE operation at this time.
These pins can be used for high-speed downloads with a recommended interface.
Figure 21-16. Recommended Connector Interface to JTAG/OnCE Port
MMC2107 – Rev. 2.0
MOTOROLA JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
Technical Data
583
Freescale Semiconductor, Inc.
JTAG Test Access Port and OnCE
Technical Data
584 JTAG Test Access Port and OnCE
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 22. Electrical Specifications
22.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 585
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . 586
Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 587
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 587
Electrostatic Discharge (ESD) Protection . . . . . . . . . . . . . . . . 587
DC Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . 588
PLL Electrical Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . 590
QADC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . .591
22.10 FLASH Memory Characteristics . . . . . . . . . . . . . . . . . . . . . . .594
22.11 External Interface Timing Characteristics . . . . . . . . . . . . . . . . 596
22.12 Reset and Configuration Override Timing . . . . . . . . . . . . . . . 601
22.13 SPI Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 602
22.14 OnCE, JTAG, and Boundary Scan Timing . . . . . . . . . . . . . . . 605
22.2 Introduction
This section contains electrical and timing specifications.
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
585
Freescale Semiconductor, Inc.
Electrical Specifications
22.3 Absolute Maximum Ratings
Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it. See
.
The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table. Keep V
In and V
Out
within the range
V
SS
≤
(V
In
or V
Out
)
≤
V
DD
. Connect unused inputs to the appropriate voltage level, either V
SS
or V
DD
. This device is not guaranteed to operate properly at the maximum ratings. Refer to
for guaranteed operating conditions.
Table 22-1. Absolute Maximum Ratings
Parameter
Supply voltage
Clock synthesizer supply voltage
RAM memory standby supply voltage
FLASH memory supply voltage
FLASH memory program/erase supply voltage
Analog supply voltage
Analog reference supply voltage
Analog ESD protection voltage
Digital input voltage
(1)
Analog input voltage
Instantaneous maximum current single pin limit
(applies to all pins)
(2), (3)
Symbol
V
DD
V
DDSYN
V
STBY
V
DDF
V
PP
V
DDA
V
RH
V
DDH
V
V
I
IN
AIN
D
Value
–0.3 to +4.0
–0.3 to +4.0
–0.3 to + 4.0
–0.3 to +4.0
–0.3 to + 6.0
–0.3 to +6.0
–0.3 to +6.0
–0.3 to +6.0
–0.3 to + 4.0
–0.3 to + 6.0
25
Unit
V
V
V
V
V
V
V
V
V
V mA
Operating temperature range (packaged)
T
A
(T
L
to T
H
)
T
STG
–40 to 85
°
C
Storage temperature range –65 to 150
°
C
1. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
2. All functional non-supply pins are internally clamped to V
SS
and V
DD
.
3. Power supply must maintain regulation within operating V
DD
range during instantaneous and operating maximum current conditions. If positive injection current (V in
> V
DD
) is greater than I
DD
, the injection current may flow out of V
DD power supply going out of regulation. Ensure external V
DD and could result in external
load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power (ex; no clock).
Technical Data
586 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
Thermal Characteristics
22.4 Thermal Characteristics
Table 22-2. Thermal Characteristics
Symbol Parameter
Thermal Resistance
Plastic 100-pin LQFP surface mount
Plastic 144-pin LQFP surface mount
θ
JA
Value
43.5
46.1
Unit
°
C/W
22.5 Power Dissipation
The average chip-junction temperature (T
J
) in
°
C can be obtained from:
T
J
= T
A
+ P
D
x θ
JA where:
T
θ
JA
P
P
A
D
INT
= Ambient temperature,
°
C
= Package thermal resistance, junction-to-ambient,
°
C/W
= P
INT
+
P
I/O
= I
DD
×
V
DD
, watts — chip internal power
(1)
P
I/O
= Power dissipation on input and output pins — user determined
For most applications, P
I/O
<
P
INT
and can be neglected. An approximate relationship between
P
D
and T
J
(if P
I/O
is neglected) is:
P
D
= K
÷
(T
J
+ 273
°
C) (2)
Solving equations 1 and 2 for K gives:
K = P
D
×
(T
A
+ 273
°
C) + θ
JA
×
P
D
2
(3) where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P
D
(at equilibrium) for a known T
A
. Using this value of K, the values of P
D
and
T
J
can be obtained by solving equations (1) and (2) iteratively for any value of T
A
.
22.6 Electrostatic Discharge (ESD) Protection
Table 22-3. ESD Protection Characteristics
Parameter
(1)
ESD target for human body model
ESD target for machine model
HBM circuit description
MM circuit description
Symbol
HBM
MM
R
Series
C
R
Series
C
Value
2000
200
1500
100
0
200
1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for
Automotive Grade Integrated Circuits.
Units
V
V
W pF
W pF
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
587
Freescale Semiconductor, Inc.
Electrical Specifications
22.7 DC Electrical Specifications
Table 22-4. DC Electrical Specifications
(V
SS
= V
SSYN
= V
SSF
= V
SSA
= 0 V, T
A
= T
L
to T
H
)
Parameter
Input high voltage
Input low voltage
Input hysteresis
Symbol
V
IH
V
IL
V
HYS
I
In
Min
0.7 x V
DD
Max
V
DD
+0.3
V
SS
–0.3
0.35 x V
DD
0.06 x V
DD
—
–1.0
1.0
Input leakage current, V in
= V
DD
or V
SS
, input-only pins
High impedance (off-state) leakage current
V in
= V
DD
or V
SS
, all input/output and output pins
Output high voltage
I
OH
= –2.0 mA, all input/output and all output pins
Output low voltage
I
OL
= 2.0 mA, all input/output and all output pins
Weak internal pullup device current, tested at V
IL
maximum
Input capacitance
All input-only pins
All input/output (three-state) pins
I
OZ
V
OH
V
OL
I
APU
C
In
–1.0
V
DD
–0.5
—
–10
—
—
1.0
—
0.5
–130
7
7
Load Capacitance
50% partial drive
100% full drive
Supply voltage, includes core modules and pads
C
L
V
DD
V
DDSYN
—
—
2.7
2.7
25
50
3.6
3.6
Clock synthesizer supply voltage
RAM memory standby supply voltage
Normal operation: V
DD
> V
STBY
–0.3 V
Standby mode: V
DD
< V
STBY
–0.3 V
FLASH memory supply voltage
(1)
Read
Program or erase
FLASH memory program/erase supply voltage
Read
Program or erase
V
STBY
V
DDF
V
PP
0.0
2.7
2.7
3.135
V
DDF
–0.35
4.75
3.6
3.6
3.6
3.465
5.25
5.25
Operating supply current
(2), (4)
Master mode
Single-chip mode
Wait mode
Doze mode
Stop mode
I
DD
—
—
—
—
—
200
175
75
75
100
Unit
V
V
V
µ
A
µ
A
V
V
µ
A pF pF
V
V
V
V
V mA mA mA mA
µ
A
Technical Data
588 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
DC Electrical Specifications
Table 22-4. DC Electrical Specifications (Continued)
(V
SS
= V
SSYN
= V
SSF
= V
SSA
= 0 V, T
A
= T
L
to T
H
)
Parameter
Clock synthesizer supply current
(3)
Normal operation 8-MHz crystal, VCO on, Max f sys
Stop (OSC and PLL enabled)
Stop (OSC enable, PLL disabled)
Stop (OSC and PLL disabled)
RAM memory standby supply current
(4)
Normal operation: V
DD
> V
STBY
– 0.3 V
Transient condition: V
STBY
–0.3 V > V
DD
> V
SS
+ 0.5 V
Standby operation: V
DD
< V
SS
+ 0.5 V
FLASH memory supply current
(4)
Read
Program or erase
Disabled
Stop
Flash memory program / erase supply current
(4)
Read
Program or erase
Disabled and stop
Analog supply current
(4)
Normal operation
Low-power stop
DC injection current
(4), (5), (6)
V
NEGCLAMP
= V
SS
– 0.3 V, V
POSCLAMP
= V
DD
+ 0.3
Single pin limit
Total MCU limit, includes sum of all stressed pins
Symbol
I
DDSYN
I
I
I
STBY
I
DDF
I
PP
DDA
IC
Min
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
–1.0
–10
Max
4
2
1
10
10
7
20
50
50
20
10
100
100
10
15.0
10.0
1.0
10
Unit mA mA mA
µ
µ
A mA
µ
A mA mA mA
µ
A
µ
A
A mA
µ
A mA
µ
A mA
1. A voltage of at least V
DDF
–0.35 V must be applied at all times to the V
PP
pin or damage to the FLASH module can occur
The FLASH can be damaged by power on and power off V
PP
transients. V
PP must not rise to programming level while
V
DDF
is below the specified minimum value, and must not fall below the minimum specified value while V
DDF
is applied.
2. Current measured at maximum system clock frequency, all modules active, and default drive strength with matching load.
3. Total device current consumption = I
DD
+ I
DDSYN
+ I
STBY
+ I
DDF
+ I
PP
+ I
DDA
4. All functional non-supply pins are internally clamped to V
SS
and their respective V
DD
.
5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
6. Power supply must maintain regulation within operating V
DD
range during instantaneous and operating maximum current conditions. If positive injection current (V in
> V
DD
) is greater than I
DD
, the injection current may flow out of V result in external power supply going out of regulation. Ensure external V
DD and could
DD
load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low which would reduce overall power consumption. Also, at power-up, system clock is not present during the power-up sequence until the PLL has attained lock.
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
589
Freescale Semiconductor, Inc.
Electrical Specifications
22.8 PLL Electrical Specifications
Table 22-5. PLL Electrical Specifications
(V
DD
and V
DDSYN
= 2.7 to 3.6 V, V
SS
= V
SSSYN
= 0 V, T
A
= T
L
to T
H
)
Parameter
PLL reference frequency range
Crystal reference
External reference
1:1 mode
System frequency
(1)
External reference
On-chip PLL frequency
Loss of reference frequency
(2)
Self-clocked mode frequency
(3)
EXTAL input high voltage
Crystal mode
All other modes (1:1, bypass, external)
Symbol f f f f ref sys
LOR
SCM
Min
2
2
10
0 f ref
/64
100
0.5
Max
10.0
33.0
33.0
33.0
33.0
250
15
Unit
MHz
MHz kHz
MHz
V
IHEXT
V
DDSYN
2.0
–1.0
V
DDSYN
V
DDSYN
V
EXTAL input low voltage
Crystal mode
All other modes (1:1, bypass, external)
PLL lock time
(4), (5)
Powerup-to-lock Time
(4), (5)
Without crystal reference
1:1 clock skew (between CLKOUT and EXTAL)
(6)
Duty cycle of reference
(4)
Frequency un-LOCK range
Frequency LOCK range
CLKOUT period jitter
(7)
Measured at f sys
maximum
Peak-to-peak jitter (clock edge to clock edge)
Long-term jitter (averaged over 2-ms interval)
V t t t f
LPLK
Skew
C
ILEXT
LPLL f t dc
UL
LCK
Jitter
V
V
SSSYN
SSSYN
—
—
–2
40
–1.5
–0.75
—
—
1.0
0.8
200
200
2
60
1.5
0.75
5
0.01
V
µ
µ ns
% f sys
% f sys
% f sys
% f s s sys
1. All internal registers retain data at 0 Hz.
2. Loss of reference frequency is the reference frequency detected internally, which transitions the PLL into self-clocked mode.
3. Self-clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f
LOR default MFD/RFD settings.
with
4. This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
5. Assuming a reference is available at power-up, lock time is measured from the time V
DD
and V
DDSYN are valid to RSTOUT negating. If the crystal oscillator is being used as the reference for the PLL, then the crystal startup time must be added to the PLL lock time to determine the total startup time.
6. PLL is operating in 1:1 PLL mode.
7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f sys
.
Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V
DDSYN percentage for a given interval.
and V
SSSYN
and variation in crystal oscillator frequency increase the C
Jitter
Technical Data
590 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
QADC Electrical Characteristics
22.9 QADC Electrical Characteristics
The QADC electrical characteristics are shown in Table 22-6 ,
.
Table 22-6. QADC Absolute Maximum Ratings
Parameter
Analog supply, with reference to V
SSA
Internal digital supply with reference to V
SS
Maximum analog reference voltage with respect
to V
RL
V
SS differential voltage
V
DD differential voltage
(1)
V
REF differential voltage
V
RH
to V
DDA differential voltage
(2)
V
RL
to V
SSA differential voltage
V
DDH
to V
DDA differential voltage
Maximum input current
(2), (3), (4)
V
V
Symbol
V
V
RL
V
V
SS
DD
V
RH
V
RH
I
DDA
DD
RH
– V
– V
SSA
DDA
– V
RL
– V
DDA
– V
SSA
V
DDH
– V
MA
DDA
Min
–0.3
–0.3
–0.3
–0.1
–6.0
–0.3
–6.0
–0.3
–1.0
–25
Max
6.0
4.0
6.0
0.1
4.0
6.0
6.0
0.3
1.0
25
Unit
V
V
V
V
V
V
V
V
V mA
1. Refers to allowed random sequencing of power supplies
2. Transitions within the limit do not affect device reliability or cause permanent damage. Exceeding limit may cause permanent conversion error on stressed channels and on unstressed channels.
3. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using V
POSCLAMP
= V
DDA
+ 0.3 V and V
NEGCLAMP
= –0.3 V, then use the larger of the calculated values.
4. Condition applies to one pin at a time.
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
591
Freescale Semiconductor, Inc.
Electrical Specifications
(V
DDH
Table 22-7. QADC Electrical Specifications
= V
DDA
= 5.0 V f
±
0.5 V, V
QCLK
DD
= 2.7 to 3.6 V, V
= 2.0 MHz, T
A
= T
L
to T
SS
H
)
and V
SSA
= 0 Vdc,
Parameter
(1)
Analog supply
V
SS differential voltage
Reference voltage low
(2)
Reference voltage high
(3)
V
REF
differential voltage
Input voltage
Input high voltage, PQA and PQB
Input low voltage, PQA and PQB
Input hysteresis, PQA and PQB
(3)
Output low voltage, PQA
(4)
I
I
OL
= 5.3 mA
OL
= 10.0
µ
A
Output high voltage, PQA
(5)
I
I
OH
= 2.0 mA
OH
= 10.0
µ
A
Analog supply current
Normal operation
(5)
Low-power stop
Reference supply current, DC
Reference supply current, transient
Load capacitance, PQA
Input current, channel off
(6)
PQA,
PQB
Total input capacitance
PQA not sampling
PQB not sampling
Incremental capacitance added during sampling
Symbol
V
DDA
V
SS
– V
SSA
V
RH
– V
V
INDC
V
IH
V
IL
V
HYS
I
V
RL
V
RH
V
V
I
OL
OH
DDA
I
Ref
C
L
Off
RL
V
V
Min
4.5
–100
V
SSA
V
DDA
– 0.1
4.5
V
SSA
–0.3
0.7 x V
DDH
V
SSA
– 0.3
0.6 x V
DD
DD
—
—
—
—
—
—
—
DDH
–0.4
–0.2
–200
–150
Max
5.5
100
V
SSA
+ 0.1
V
DDA
5.5
V
DDA
+ 0.3
V
DDH
+ 0.3
0.35 x V
DDH
—
0.4
0.2
—
—
15.0
10.0
250
2.0
50
200
150
Unit
V mV
V
V
V
V
V
V
V
V
V mA
µ
A
µ
A mA pF nA
C
In
—
—
—
15
10
5 pF
1. QADC converter specifications are only guaranteed for V
DDH
and V
DDA
= 5.0 V ± 0.5 V. V
DDH
and V
DDA
may be powered down to 2.7 V with only GPIO functions supported.
2. To obtain full-scale, full-range results, V
3. Parameter applies to the following pins:
SSA
≤
V
RL
≤
V
INDC
≤
V
RH
≤
V
DDA
Port A: PQA[7:0]/AN[59:58]/ETRIG[2:1]
Port B: PQB[7:0]/AN[3:0]/AN[51:48]/AN[Z:W]
4. Full driver (push-pull)
5. Current measured at maximum system clock frequency with QADC active
6. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 8°C to 12°C, in the ambient temperature range of –40°C to +85°C.
Technical Data
592 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
QADC Electrical Characteristics
No.
1
2
(V
DDH
Table 22-8. QADC Conversion Specifications
and V DDA
= 5.0 Vdc
V
RH
– V
RL
±
0.5 V, V
DD
= 2.7 to 3.6 V
,
V
= 5 V ± 0.5 V, T
A = T L
to T
H
SS
= V
SSA
= 0 Vdc,
)
Parameter
QADC clock (QCLK) frequency
(1)
Symbol f
QCLK
Min
0.5
Max
2.1
Conversion cycles CC 14 28
Unit
MHz
QCLK cycles
3
4
5
6
Conversion time, f
QCLK
Minimum = CCW/IST =%00
Maximum = CCW/IST =%11
Stop mode recovery time
Resolution
(2)
Absolute (total unadjusted) error
(3), (4), (5) f
QCLK
= 2.0 MHz
(2)
, two clock input sample time
Disruptive input injection current
(6), (7), (8) t
CONV t
SR
—
AE
7.0
—
5
–2
14.0
10
—
2
µ
µ s s mV
Counts
7 I
INJ
(9)
–1 1 mA
8
Current coupling ratio
(10)
PQA
PQB
K —
—
8x10
–5
8x10
–5 m
9
Incremental error due to injection current
All channels have same 10 k
Ω
< R
Channel under test has R
S
S
= 10 k
Ω
,
<100 k
Ω
I
INJ
= I
INJMAX
, I
INJMIN
10 Source impedance at input
(11)
11 Incremental capacitance during sampling
(12) C
E
INJ
R
S
SAMP
—
—
—
—
—
+1.0
+1.0
+1.0
100
5
Counts
Counts
Counts k
Ω pF
1. Conversion characteristics vary with f
QCLK
rate. Reduced conversion accuracy occurs at max f
QCLK
rate. Using the QADC pins as GPIO functions during conversions may result in degraded results.
V
RH
– V
RL
= 5.12 V, one count = 5 mV
3. Accuracy tested and guaranteed at V
RH
– V
RL
= 5.0 V ± 0.5 V
4. Absolute error includes 1/2 count (~2.5 mV) of inherent quantization error and circuit (differential, integral, and offset) error.
Specification assumes that adequate low-pass filtering is present on analog input pins — capacitive filter with 0.01
µ
F to
0.1
µ
F capacitor between analog input and analog ground, typical source isolation impedance of 10 k
Ω
.
5. Input signals with large slew rates or high frequency noise components cannot be converted accurately. These signals may affect the conversion accuracy of other channels
6. Below disruptive current conditions, the channel being stressed has conversion values of $3FF for analog inputs greater than V
RH
and $000 for values less than V
RL
. This assumes that V
RH
< V
DDA
and V sample amplifier. Other channels are not affected by non-disruptive conditions.
RL
> V
SSA
due to the presence of the
7. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
8. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using V
POSCLAMP
= V
DDA
+ 0.5 V and V
NEGCLAMP
9. Condition applies to two adjacent pins.
= – 0.3 V, then use the larger of the calculated values.
10. Current coupling ratio, K, is defined as the ratio of the output current, I
Out
, measured on the pin under test to the injection current, I
INJ
, when both adjacent pins are overstressed with the specified injection current. K = I
Out error on the channel under test is calculated as V
ERR
= I
INJ
x K x R
S
.
/ I
INJ
The input voltage
— Continued —
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
593
Freescale Semiconductor, Inc.
Electrical Specifications
11. Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance. Error from junction leakage is a function of external source impedance and input leakage current. In the following expression, expected error in result value due to junction leakage is expressed in voltage (V
ERRJ
):
x I
Off where:
V
ERRJ
= R
S
I
Off
is a function of operating temperature.
Charge-sharing leakage is a function of input source impedance, conversion rate, change in voltage between successive conversions, and the size of the filtering capacitor used. Error levels are best determined empirically. In general, continuous conversion of the same channel may not be compatible with high-source impedance.
12. For a maximum sampling error of the input voltage
≤
1 LSB, then the external filter capacitor, C f
≥
1024 x C
SAMP of C
SAMP
in the new design may be reduced.
. The value
22.10 FLASH Memory Characteristics
The FLASH memory characteristics are shown in Table 22-9 ,
, Figure 22-2 , and Figure 22-1
.
Table 22-9. FLASH Program and Erase Characteristics
(V
DDF
= 3.135 to 3.465 V, V
PP
= 4.75 to 5.25 V, T
A
= T
L
to T
H
)
Parameter
Number of erase pulses
Symbol
E
Pulse
Min Typ Max
Erase pulse time
Erase recovery time
Number of program pulses t
Erase t
E_Off
P
Pulse
Unit
8 8 20 —
See Table 9-11. Required Erase Algorithm on page 219.
4.0
4.8
6.0
µ s
Program pulse time
Program recovery time
1. Maximum pulses vary with V
PP
.
t
PROG t
P_Off
— 500 Note 1 —
See Table 9-9. Required Programming
4.0
4.8
6.0
µ s
Table 22-10. FLASH EEPROM Module Life Characteristics
(V
DDF
= 2.7 to 3.6 V, V
PP
= 4.75 to 5.25 V, T
A
= T
L
to T
H
)
Parameter
Maximum number of guaranteed program/ erase cycles
(1)
Data retention at average operating temperature of 85
°
C
1. A program/erase cycle is defined as switching the bits from 1 ➝ 0 ➝ 1.
2. Reprogramming of a FLASH array block prior to erase is not required.
Symbol
P/E
Retention
Value
100
(2)
10
Unit
Cycles
Years
Technical Data
594 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
FLASH Memory Characteristics
700
600
500
400
300
200
100
0
4.75
4.85
4.95
5.05
5.15
V
PP
(V)
Notes:
1. Data taken with V
DD
= 3.6 V at 25
°
C
2. One page at a time programming of full 128-K array
3. Total number of pulses increases with lower V
PP
. See
5.25
Figure 22-1. V
PP
versus Programming Time
5.35
7000
6000
5000
MINIMUM PULSES
MAXIMUM PULSES
AVERAGE PULSES/PAGE
4000
3000
2000
1000
Note:
This is an example of a fairly worst-case part. Number of pulses required varies from part to part even at the same V
PP
.
0
4.75
4.95
5.15
5.35
V
PP
Figure 22-2. V
PP
versus Programming Pulses
Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
595
Freescale Semiconductor, Inc.
Electrical Specifications
22.11 External Interface Timing Characteristics
No.
1
2
3
4
5
6
7
8
9
Table 22-11. External Interface Timing Characteristics
(V
DD
= 2.7 V to 3.6 V, V
SS
= 0 V, T
A = T L
to T
H
)
Characteristic
(1), (2) Symbol Min
CLKOUT period
CLKOUT low pulse width
CLKOUT high pulse width
All rise times
All fall times
CLKOUT high to A[22:0], TSIZ[1:0] valid
(3) t cyc t
CLW t
CHW t
CR t
CF t
CHAV
30
0.5 t cyc
– 1
0.5 t cyc
– 1
—
—
—
CLKOUT high to A[22:0], TSIZ[1:0] invalid
CLKOUT high to CS[3:0] asserted
CLKOUT high to CS[3:0] negated
10 CLKOUT high to CSE[1:0] valid
11 CLKOUT high to CSE[1:0] invalid
12 CLKOUT high to TC[2:0], PSTAT[3:0] valid t
CHAI t
CHCA t
CHCN t
CHCEV t
CHCEI t
CHTV
0
—
0
—
0
—
13
14
CLKOUT high to TC[2:0], PSTAT[3:0] invalid
CLKOUT high to R/W high hold time t
CHTI t
CHRWH t
CHRWV
15 CLKOUT high to R/W valid write
16 CLKOUT high to OE, EB asserted
17
17A
18
(4), (5)
CLKOUT high to OE, EB read negated
CLKOUT low to EB write negated
CLKOUT low to SHS low t
CHOEA t
CHOEN t
CLEN t
CLSL
19
CLKOUT High to SHS high
(6) t
CHSH
20 CLKOUT low to data-out low impedance write/show t
CHDOD
21
CLKOUT high to data-out high impedance write/show
(7) t
CHDOZ
22
22A
CLKOUT low to data-out valid write
CLKOUT low to data-out valid show t
CLDOVW t
CLDOVS
23 CLKOUT high to data-out invalid write/show t
CHDOIW
0
0
0.25 t cyc
0.25 t cyc
0
0.25 t cyc
0
0
0
2
—
—
10
Max
—
—
—
3
3
10
—
10
—
10
—
15
—
10
0.25 t cyc
+ 9
0.25 t cyc
+ 9
9
0.25 t cyc
+ 10
10
8
—
10
12
12
— ns ns ns ns
Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
Technical Data
596 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
External Interface Timing Characteristics
No.
Table 22-11. External Interface Timing Characteristics (Continued)
(V
DD
= 2.7 V to 3.6 V, V
SS
= 0 V, T
A = T L
to T
H
)
Characteristic
(1), (2) Symbol Min Max
24 Data-in valid to CLKOUT high read
25 CLKOUT high to data-in invalid read
26 TA, TEA asserted to CLKOUT high
27 CLKOUT high to TA, TEA negated t
DIVCH t
CHDII t
TACH t
CHTN
22
0
0.25 t cyc
+ 14
0
—
—
—
—
Unit ns ns ns ns
1. All AC timing is shown with respect to 20% V
DD
and 80% V
DD
levels, unless otherwise noted.
2. Timing is not guaranteed during the clock cycle of mode and/or setup changes (for example, changing pin function between
GPIO and primary function, changing GPIO between input/output functions, changing control registers that affect pin functions).
3. A[22:0], TSIZ[1:0], CS[3:0] valid to R/W (write), OE, EB asserted (minimum) spec is 0 ns. This parameter is characterized before qualification rather than 100% tested.
4. Write/show data high-Z to OE asserted (minimum) or from EB negated (write — maximum) spec is 0 ns. This parameter is characterized before qualification rather than 100% tested.
5. To prevent an unintentional assertion glitch of the EB pins during a synchronous reset (and before the reset overrides configure the chip in a stable mode), leave the port output data register bits associated with the EB GPO default of 1 and do not pull the pins down with a current load.
6. SHS high to show data or write data invalid (minimum) spec is 0 ns. This parameter is characterized before qualification rather than 100% tested.
7. Write/show data high-Z and write/show data invalid is 0 ns for synchronous reset conditions.
CLKOUT
4
1
5
2
Figure 22-3. CLKOUT Timing
3
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
597
Freescale Semiconductor, Inc.
Electrical Specifications
CLKOUT
6
A[22:0]
TSIZ[1:0]
8
CS3–CS0
10
CSE[1:0]
12
TC[2:0],
PSTAT[3:0]
14
R/W (READ)
15
R/W (WRITE)
OE
16
EB[3:0] (WRITE)
EB[3:0] (READ)
18
SHS
17A
22
D[31:0] (WRITE)
20
24
D[31:0] (READ)
26
TA/TEA
7
19
23
25
21
27
11
9
13
17
Figure 22-4. Clock Read/Write Cycle Timing
Technical Data
598 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
External Interface Timing Characteristics
CLKOUT
6
A[22:0]
TSIZ[1:0]
8
CS3–CS0
10
CSE[1:0]
12
TC[2:0],
PSTAT[3:0]
14
R/W (READ)
15
R/W (WRITE)
OE
16
7
11
13
17
9
17A
EB[3:0] (WRITE)
EB[3:0] (READ)
18 19
SHS
22 23
D[31:0] (WRITE)
20
24
25
21
D[31:0] (READ)
26
TA/TEA
Figure 22-5. Read/Write Cycle Timing with Wait States
27
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
599
Freescale Semiconductor, Inc.
Electrical Specifications
CLKOUT
A[22:0]
TSIZ[1:0]
6 7
CS3–CS0
10
CSE[1:0]
12
TC[2:0],
PSTAT[3:0]
14
R/W (READ)
15
R/W (WRITE)
OE
11
13
EB[3:0]
18 19
SHS
22A 23
D[31:0] (WRITE)
20
TA/TEA
Figure 22-6. Show Cycle Timing
21
Technical Data
600 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
Reset and Configuration Override Timing
22.12 Reset and Configuration Override Timing
Table 22-12. Reset and Configuration Override Timing
(V
DD
= 2.7 to 3.6 V, V
SS = 0 V, T A = T L
to T
H)
No.
Parameter
(1)
R1 RESET input asserted to CLKOUT high
Symbol Min
10
R2 CLKOUT high to RESET input negated
R3 RESET input assertion time
(2)
R4
CLKOUT high to RSTOUT valid
(3)
R5 RSTOUT asserted to config. overrides asserted
R6 Configuration override setup time to RSTOUT negated
R7 Configuration override hold time after RSTOUT negated t
RACH t
CHRN t
RIAT t
CHROV t
ROACA t
COS t
COH
2
5
—
0
20
0
Max
—
—
—
20
—
—
—
R8
RSTOUT negated to configuration override high impedance t
RONCZ
— 1
Unit ns ns t cyc ns ns t cyc ns t cyc
1. All AC timing is shown with respect to 20% V
DD
and 80% V
DD
levels, unless otherwise noted.
2. During low-power STOP, the synchronizers for the RESET input are bypassed and RESET is asserted asynchronously to the system. Thus, RESET must be held a minimum of 100 ns.
3. This parameter also covers the timing of the show interrupt function.
CLKOUT
R1 R2
R3
RESET
R4
RSTOUT
R5 R6
CONFIGURATION OVERRIDES
(RCON, D[28, 26, 23:21, 19:16])
Figure 22-7. RESET and Configuration Override Timing
R4
R7
R8
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
601
Freescale Semiconductor, Inc.
Electrical Specifications
22.13 SPI Timing Characteristics
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
Operating frequency
Master
Slave
Table 22-13. SPI Timing Characteristics
(V
DD
= 2.7 to 3.6 V, V
SS = 0 V, T
A
= T L
to T
H
)
Function Symbol Min f op
DC
DC
SCK period
Master
Slave t
SCK
2
2
Enable lead time
Master
Slave t
Lead
1
/
2
1
Enable lag time
Master
Slave t
Lag
1
/
2
1
Clock (SCK) high or low time
Master
Slave
Data setup time, inputs
Master
Slave
Data hold time, inputs
Master
Slave
Slave access time
Slave MISO disable time
Data valid after SCK edge
Master
Slave
Data hold time, outputs
Master
Slave
Rise time
Input
Output t
WSCK t
SU t
High t
A t
DIS t
V t
Hold t
RI t
RO t t cyc cyc
−
30
−
30
25
25
0
25
—
—
—
—
0
0
—
—
Fall time
Input
Output t
FI t
FO
—
—
Max Unit
1
/
2 x f sys
1
/
2 x f sys
System frequency
2048
—
—
—
—
—
1024 t cyc
—
—
—
—
—
1
1
25
25
—
— t cyc
−
25
25 t cyc
−
25
25 t cyc t cyc t sck t cyc t sck t cyc ns ns ns t cyc t cyc ns ns ns ns
Technical Data
602 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
SPI Timing Characteristics
SS
1
OUTPUT
2 1 11
SCK
CPOL = 0
OUTPUT
4
4
12
SCK
CPOL = 1
OUTPUT
5 6
MISO
INPUT
MSB IN
2 BIT 6 . . . 1
9 9
MOSI
OUTPUT MSB OUT
2 BIT 6 . . . 1
Notes:
1. SS output mode (DDS7 = 1, SSOE = 1)
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.
LSB IN
LSB OUT
A) SPI Master Timing (CPHA = 0)
10
3
SS
1
OUTPUT
1
2 12 11 3
SCK
CPOL = 0
OUTPUT
SCK
CPOL = 1
OUTPUT
MISO
INPUT
9
MOSI
OUTPUT
PORT DATA
4
5
MSB IN
2
6
4
MASTER MSB OUT
2
11
BIT 6 . . . 1
10
BIT 6 . . . 1
12
LSB IN
MASTER LSB OUT
Notes:
1. SS output mode (DDS7 = 1, SSOE = 1)
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.
B) SPI Master Timing (CPHA = 1)
Figure 22-8. SPI Timing Diagram (Sheet 1 of 2)
PORT DATA
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
603
Freescale Semiconductor, Inc.
Electrical Specifications
SS
INPUT
1 12
SCK
CPOL = 0
INPUT
2 4 4
11
SCK
CPOL = 1
INPUT
7 9
MISO
OUTPUT
SLAVE MSB OUT BIT 6 . . . 1
5 6
MOSI
INPUT
MSB IN BIT 6 . . . 1
Note: Not defined, but normally MSB of character just received
10
11 3
12
10
SLAVE LSB OUT
LSB IN
A) SPI Slave Timing (CPHA = 0)
SEE
NOTE
8
SS
INPUT
1 3
2 12 11
SCK
CPOL = 0
INPUT
SCK
CPOL = 1
INPUT
4 4
11 12
MISO
OUTPUT
SEE
NOTE
7
9
SLAVE MSB OUT
5
MSB IN
6
10
BIT 6 . . . 1 SLAVE LSB OUT
MOSI
INPUT BIT 6 . . . 1 LSB IN
Note: Not defined, but normally LSB of character just received
B) SPI Slave Timing (CPHA = 1)
Figure 24-7. SPI Timing Diagram (Sheet 2 of 2)
8
Technical Data
604 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Electrical Specifications
OnCE, JTAG, and Boundary Scan Timing
22.14 OnCE, JTAG, and Boundary Scan Timing
Table 22-14. OnCE, JTAG, and Boundary Scan Timing
(V
DD
= 2.7 to 3.6 V, V
SS
= 0 V, T
A
= T
L
to T
H
)
No.
1
2
3
4
5
6
7
8
TCLK frequency of operation
TCLK cycle period
Characteristics
TCLK clock pulse width
TCLK rise and fall times
Boundary scan input data setup time to TCLK rise
Boundary scan input data hold time after TCLK rise
TCLK low-to-boundary scan output data valid
TCLK low-to-boundary scan output high Z
Symbol f
JCYC t
JCYC t
JCW t
JCRF t
BSDST t
BSDHT t
BSDV t
BSDZ t
TAPDST
Min dc
2
25
0
5
24
0
0
Max
1/2 x f
—
—
3
—
—
40
40 sys
Unit
MHz t cyc ns ns ns ns ns ns
9 TMS, TDI, and DE input data setup time to TCLK rise
(1)
10 TMS, TDI, and DE input data hold time after TCLK rise
11
12
13
TCLK low to TDO data valid
TCLK low to TDO high Z
TRST assert time
t
TAPDHT t
TDODV t
TDODZ t
TRSTAT t
TRSTST t
DEDST
7
15
0
0
100
—
—
25
9
— ns ns ns ns ns
14 TRST setup time (negation) to TCLK high
15 DE input data setup time to CLKOUT rise
16 DE input data hold time after CLKOUT rise
17
18
CLKOUT high to DE data valid
CLKOUT high to DE high Z
t
DEDHT t
DEDV t
DEDZ
10
10
2
0
0
—
—
—
20
10 ns ns ns ns ns
1. Parameters 9 and 10 apply to the DE pin when used to enable OnCE. Parameters 15 and 16 apply to the DE pin when used to request the processor to enter debug mode.
TCLK INPUT
2
3 3
4
V
IH
V
IL
4
Figure 22-9. Test Clock Input Timing
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
605
Freescale Semiconductor, Inc.
Electrical Specifications
TCLK
TDI
TMS
DE
TDO
TDO
TDO
TCLK
DATA INPUTS
V
IL
7
V
IH
5
INPUT DATA VALID
6
OUTPUT DATA VALID DATA OUTPUTS
8
DATA OUTPUTS
DATA OUTPUTS
7
OUTPUT DATA VALID
Figure 22-10. Boundary Scan (JTAG) Timing
TCLK
TRST
V
IL
11
V
IH
9
INPUT DATA VALID
10
OUTPUT DATA VALID
12
11
OUTPUT DATA VALID
Figure 22-11. Test Access Port Timing
14
13
Figure 22-12. TRST Timing
Technical Data
606 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
CLKOUT
DE
INPUT
DE
DE
DE
Freescale Semiconductor, Inc.
Electrical Specifications
OnCE, JTAG, and Boundary Scan Timing
V
IL
V
IH
15
INPUT DATA VALID
16
OUTPUT DATA VALID
17
18
17
OUTPUT DATA VALID
Figure 22-13. Debug Event Pin Timing
MMC2107 – Rev. 2.0
MOTOROLA Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
607
Freescale Semiconductor, Inc.
Electrical Specifications
Technical Data
608 Electrical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 23. Mechanical Specifications
23.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 609
Bond Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 610
Package Information for the 144-Pin LQFP . . . . . . . . . . . . . . 611
Package Information for the 100-Pin LQFP . . . . . . . . . . . . . . 611
144-Pin LQFP Mechanical Drawing . . . . . . . . . . . . . . . . . . . . 612
100-Pin LQFP Mechanical Drawing . . . . . . . . . . . . . . . . . . . . 613
23.2 Introduction
The MMC2107 is available in two types of packages:
1. 100-pin low-profile quad flat pack (LQFP) version supporting single-chip mode of operation
2. 144-pin LQFP version supporting:
– Single-chip operation with extra general-purpose input/output
– Expanded master mode for interfacing to external memories
– Emulation mode for development and debug
This section shows the latest package specifications available at the time of this publication. To make sure that you have the latest information, contact one of the following:
• Local Motorola Sales Office
• World Wide Web at http://www.mcu.motsps.com
Follow the World Wide Web on-line instructions to retrieve the current mechanical specifications.
MMC2107 – Rev. 2.0
MOTOROLA Mechanical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
609
Freescale Semiconductor, Inc.
Mechanical Specifications
23.3 Bond Pins
The MMC2107 die has a total of 144 bond pads. Of these, the pads that are not bonded out in the 100-pin package are distributed around the circumference of the die. This optional group of pins includes:
A[22:0]
R/W
EB[3:0]
CSE[1:0]
TC[2:0]
OE
CS[3:0]
3 x V
DD
3 x V
SS
For more detailed information, see Section 4. Signal Description
.
Technical Data
610 Mechanical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Mechanical Specifications
Package Information for the 144-Pin LQFP
23.4 Package Information for the 144-Pin LQFP
The production 144-pin package characteristics are:
• Joint-Electron Device Engineering Council (JEDEC) standard
• Low-profile quad flat pack (LQFP)
• Dimension: 20 x 20 mm
• Lead pitch: 0.5 mm
• Thin: 1.4 mm
• Case number: 918-03
• Clam shell socket: Yamaichi part #IC51-1444-1354
• Open face socket: Yamaichi part #IC201-1444-034
23.5 Package Information for the 100-Pin LQFP
The production 100-pin package characteristics are:
• JEDEC standard
• Low-profile quad flat pack (LQFP)
• Dimension: 14 x 14 mm
• Lead pitch: 0.5 mm
• Thin: 1.4 mm
• Case number: 983-02
• Clam shell socket: Yamaichi part #IC51-1004-809
• Open face socket: Yamaichi part #IC201-1004-008
MMC2107 – Rev. 2.0
MOTOROLA Mechanical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
611
Freescale Semiconductor, Inc.
Mechanical Specifications
23.6 144-Pin LQFP Mechanical Drawing
4X
0.20 T L-M N
4X 36 TIPS 0.20 T L-M N
PIN 1
IDENT
1
144 109
108
J1
J1
4X
P
L M
C
J
36
37
A1
S1
F
D
0.08
M T L-M N
SECTION J1-J1
°
144 PL
A
S
BASE
METAL
N
PLATING
AA
VIEW Y
θ
θ
2
2
C2
72
0.05
73
T
C1
(Y)
VIEW AB
θ
B1
V1
VIEW AB
0.1
T 144X
SEATING
PLANE
(K)
E
(Z)
B V
R2
R1
0.25
GAGE PLANE
θ
1
X
X=L, M OR N
140X G
VIEW Y
NOTES:
1.
DIMENSIONS AND TOLERANCING PER
ASME Y14.5M, 1994.
2.
DIMENSIONS IN MILLIMETERS.
3.
DATUMS L, M, N TO BE DETERMINED AT THE
SEATING PLANE, DATUM T.
4.
DIMENSIONS S AND V TO BE DETERMINED
AT SEATING PLANE, DATUM T.
5.
DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION. ALLOWABLE
PROTRUSION IS 0.25 PER SIDE.
DIMENSIONS A AND B DO INCLUDE MOLD
MISMATCH AND ARE DETERMINED AT
DATUM PLANE H.
6.
DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL NOT CAUSE THE D
DIMENSION TO EXCEED 0.35.
DIM
A
A1
B
B1
MILLIMETERS
MIN MAX
20.00 BSC
10.00 BSC
20.00 BSC
10.00 BSC
C 1.40
1.60
C1 0.05
0.15
C2 1.35
1.45
D
E
0.17
0.45
0.27
0.75
F
G
0.17
0.23
0.50 BSC
S
S1
V
V1
Y
Z
J
K
P
0.09
0.20
0.50 REF
0.25 BSC
R1 0.13
0.20
R2 0.13
0.20
22.00 BSC
11.00 BSC
22.00 BSC
11.00 BSC
0.25 REF
1.00 REF
AA 0.09
0.16
θ
θ
θ
1
2
0
0
11
°
°
°
7
13
°
°
Technical Data
612 Mechanical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Mechanical Specifications
100-Pin LQFP Mechanical Drawing
23.7 100-Pin LQFP Mechanical Drawing
3X
VIEW Y
C
T
L
1
25
4X
0.2 T L-M N
100
4X 25 TIPS
76
0.2 T L-M N
G
26
A1
S1
C2
0.05
C1
A
S
N
(W)
4X
4X
θ
2
θ
3
50
75
51
M
B1 V1
100X
B V
0.08 T
SEATING
PLANE
VIEW AA
(Z)
VIEW AA
θ
1
(K)
E θ
2X R
R1
0.25
GAGE PLANE
AB
AB
X
X = L, M OR N
PLATING
VIEW Y
BASE METAL
F
J U
D
0.08
M T L-M N
SECTION AB-AB
NOTES:
1.
DIMENSIONS AND TOLERANCES PER
ASME Y14.5M, 1994.
2.
DIMENSIONS IN MILLIMETERS.
3.
DATUMS L, M AND N TO BE DETERMINED
AT THE SEATING PLANE, DATUM T.
4.
DIMENSIONS S AND V TO BE DETERMINED
AT SEATING PLANE, DATUM T.
5.
DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION. ALLOWABLE
PROTRUSION IS 0.25 PER SIDE.
DIMENSIONS A AND B INCLUDE MOLD
MISMATCH.
6.
DIMENSION D DOES NOT INCLUDE
DAMBAR PROTRUSION. DAMBAR
PROTRUSION SHALL NOT CAUSE THE
LEAD WIDTH TO EXCEED 0.35. MINIMUM
SPACE BETWEEN PROTRUSION AND
ADJACENT LEAD OR PROTRUSION 0.07.
DIM
A
A1
MILLIMETERS
MIN MAX
14.00 BSC
7.00 BSC
B
B1
14.00 BSC
7.00 BSC
C ---
C1 0.05
1.70
0.20
C2 1.30
D 0.10
E 0.45
F
G
J
K
0.15
1.50
0.30
0.75
0.23
0.50 BSC
0.07
0.20
0.50 REF
R1 0.08
S
0.20
16.00 BSC
S1 8.00 BSC
U
V
V1
W
θ
θ
Z
θ
1
2
θ
3
0.09
0.16
16.00 BSC
8.00 BSC
0.20 REF
1.00 REF
0 7
0
°
°
12 REF
°
---
MMC2107 – Rev. 2.0
MOTOROLA Mechanical Specifications
For More Information On This Product,
Go to: www.freescale.com
Technical Data
613
Freescale Semiconductor, Inc.
Mechanical Specifications
Technical Data
614 Mechanical Specifications
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
Freescale Semiconductor, Inc.
Technical Data — MMC2107
Section 24. Ordering Information
24.1 Contents
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 615
MC Order Numbers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .615
24.2 Introduction
This section contains instructions for ordering the MMC2107.
24.3 MC Order Numbers
Table 24-1. MC Order Numbers
MMC2107PU
MMC2107PV
MC Order Number
(1)
1. PU = 100-pin 14 x 14 mm low-profile quad flat pack (LQFP)
PV = 144-pin 20 x 20 mm LQFP
Operating
Temperature Range
–40
°
C to +85
°
C
–40
°
C to +85
°
C
MMC2107 – Rev. 2.0
MOTOROLA Ordering Information
For More Information On This Product,
Go to: www.freescale.com
Technical Data
615
Ordering Information
Freescale Semiconductor, Inc.
Technical Data
616 Ordering Information
For More Information On This Product,
Go to: www.freescale.com
MMC2107 – Rev. 2.0
MOTOROLA
blank
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Freescale Semiconductor, Inc.
How to Reach Us:
USA/EUROPE/LOCATIONS NOT LISTED:
Motorola Literature Distribution
P.O. Box 5405
Denver, Colorado 80217
1-303-675-2140
1-800-441-2447
TECHNICAL INFORMATION CENTER:
1-800-521-6274
JAPAN:
Motorola Japan Ltd.
SPS, Technical Information Center
3-20-1, Minami-Azabu, Minato-ku
Tokyo 106-8573 Japan
81-3-3440-3569
ASIA/PACIFIC:
Motorola Semiconductors H.K. Ltd.
Silicon Harbour Centre
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
852-26668334
HOME PAGE: http://www.motorola.com/semiconductors/
MMC2107/D
REV 2
For More Information On This Product,
Go to: www.freescale.com
Q4/00
REV 1
advertisement
* Your assessment is very important for improving the workof artificial intelligence, which forms the content of this project
Related manuals
advertisement
Table of contents
- 7 Section 1. General Description
- 15 Section 2. System Memory Map
- 53 Section 3. Chip Configuration Module (CCM)
- 71 Section 4. Signal Description
- 93 Section 5. Reset Controller Module
- 107 Unit (CPU)
- 117 Section 7. Interrupt Controller Module
- 139 (SRAM)
- 143 (CMFR)
- 185 Section 10. Clock Module
- 211 Section 11. Ports Module
- 225 Section 12. Edge Port Module (EPORT)
- 235 Section 13. Watchdog Timer Module
- 245 Modules (PIT1 and PIT2)
- 257 Section 15. Timer Modules (TIM1 and TIM2)
- 18 Modules (SCI1 and SCI2)
- 60 Module (SPI)
- 88 Converter (QADC)
- 192 Section 19. External Bus Interface Module (EBI)
- 210 Section 20. Chip Select Module
- 222 Section 21. JTAG Test Access Port and OnCE
- 274 Section 22. Electrical Specifications
- 298 Section 23. Mechanical Specifications
- 304 Section 24. Ordering Information
- 42 Contents
- 42 Introduction
- 43 Features
- 47 Block Diagram
- 50 Contents
- 50 Introduction
- 51 Address Map
- 53 Register Map
- 88 Contents
- 89 Introduction
- 89 Features
- 89 Modes of Operation
- 90 Master Mode
- 90 Single-Chip Mode
- 90 Emulation Mode
- 90 Factory Access Slave Test (FAST) Mode
- 91 Block Diagram
- 91 Signal Descriptions
- 79 Memory Map and Registers
- 79 Programming Model
- 80 Memory Map
- 80 Register Descriptions
- 80 Chip Configuration Register
- 83 Reset Configuration Register
- 85 Chip Identification Register
- 86 Chip Test Register
- 86 Functional Description
- 87 Reset Configuration
- 89 Chip Mode Selection
- 89 Boot Device Selection
- 91 Output Pad Strength Configuration
- 91 Clock Mode Selection
- 92 Internal FLASH Configuration
- 92 Reset
- 92 Interrupts
- 93 Contents
- 95 Introduction
- 96 Package Pinout Summary
- 106 MMC2107 Specific Implementation Signal Issues
- 106 RSTOUT Signal Functions
- 107 INT Signal Functions
- 107 Signal Descriptions
- 107 Reset Signals
- 107 Reset In (RESET)
- 107 Reset Out (RSTOUT)
- 108 Phase-Lock Loop (PLL) and Clock Signals
- 108 External Clock In (EXTAL)
- 108 Crystal (XTAL)
- 108 Clock Out (CLKOUT)
- 105 External Memory Interface Signals
- 105 Data Bus (D[31:0])
- 106 Show Cycle Strobe (SHS)
- 106 Transfer Acknowledge (TA)
- 106 Transfer Error Acknowledge (TEA)
- 106 Emulation Mode Chip Selects (CSE[1:0])
- 106 Transfer Code (TC[2:0])
- 106 Read/Write (R/W)
- 107 Address Bus (A[22:0])
- 107 Enable Byte (EB[3:0])
- 107 Chip Select (CS[3:0])
- 107 Output Enable (OE)
- 107 Edge Port Signals
- 107 External Interrupts (INT[7:6])
- 107 External Interrupts (INT[5:2])
- 108 External Interrupts (INT[1:0])
- 108 Serial Peripheral Interface Module Signals
- 108 Master Out/Slave In (MOSI)
- 108 Master In/Slave Out (MISO)
- 108 Serial Clock (SCK)
- 108 Slave Select (SS)
- 108 Serial Communications Interface Module Signals
- 108 Receive Data (RXD1 and RXD2)
- 109 Transmit Data (TXD1 and TXD2)
- 109 Timer Signals (ICOC1[3:0] and ICOC2[3:0])
- 109 Analog-to-Digital Converter Signals
- 109 and PQB[3:0])
- 110 Debug and Emulation Support Signals
- 110 Test Reset (TRST)
- 110 Test Clock (TCLK)
- 110 Test Mode Select (TMS)
- 110 Test Data Input (TDI)
- 110 Test Data Output (TDO)
- 110 Debug Event (DE)
- 120 Test Signal (TEST)
- 120 Power and Ground Signals
- 121 Contents
- 122 Introduction
- 122 Features
- 123 Block Diagram
- 123 Signals
- 124 Memory Map and Registers
- 125 Reset Control Register
- 126 Reset Status Register
- 127 Reset Test Register
- 128 Functional Description
- 128 Reset Sources
- 129 Power-On Reset
- 129 External Reset
- 129 Watchdog Timer Reset
- 129 Loss of Clock Reset
- 130 Loss of Lock Reset
- 130 Software Reset
- 130 Reset Control Flow
- 130 Synchronous Reset Requests
- 132 Internal Reset Request
- 132 Power-On Reset
- 132 Concurrent Resets
- 132 Reset Flow
- 133 Reset Status Flags
- 133 Interrupts
- 142 Contents
- 142 Introduction
- 143 Features
- 144 Microarchitecture Summary
- 146 Programming Model
- 148 Data Format Summary
- 149 Operand Addressing Capabilities
- 149 Instruction Set Overview
- 152 Contents
- 153 Introduction
- 153 Features
- 153 Low-Power Mode Operation
- 154 Block Diagram
- 154 External Signals
- 154 Memory Map and Registers
- 155 Memory Map
- 156 Registers
- 156 Interrupt Control Register
- 158 Interrupt Status Register
- 159 Interrupt Force Registers
- 161 Interrupt Pending Register
- 162 Normal Interrupt Enable Register
- 163 Normal Interrupt Pending Register
- 164 Fast Interrupt Enable Register
- 165 Fast Interrupt Pending Register
- 166 Priority Level Select Registers
- 166 Functional Description
- 167 Interrupt Sources and Prioritization
- 167 Fast and Normal Interrupt Requests
- 168 Autovectored and Vectored Interrupt Requests
- 171 Interrupt Configuration
- 171 M•CORE Processor Configuration
- 171 Interrupt Controller Configuration
- 172 Interrupt Source Configuration
- 172 Interrupts
- 175 Contents
- 175 Introduction
- 175 Modes of Operation
- 176 Low-Power Modes
- 176 Standby Operation
- 177 Reset Operation
- 177 Interrupts
- 179 Contents
- 180 Introduction
- 181 Features
- 182 Modes of Operation
- 182 Stop Mode
- 182 Disabled Mode
- 183 Block Diagram
- 185 Glossary of Terms
- 186 Registers and Memory Map
- 187 Control Registers
- 188 CMFR Module Configuration Register
- 193 CMFR Module Test Register
- 196 CMFR High-Voltage Control Register
- 203 Array Addressing
- 203 Read Page Buffers
- 204 Program Page Buffers
- 203 Functional Description
- 203 Master Reset
- 203 Register Read and Write Operation
- 203 Array Read Operation
- 204 Programming
- 205 Program Sequence
- 209 Program Margin Reads
- 210 Programming Shadow Information
- 211 Program Pulse-Width and Amplitude Modulation
- 211 Overprogramming
- 212 Erasing
- 213 Erase Sequence
- 216 Erase Margin Reads
- 217 Erasing Shadow Information Words
- 217 Erase Pulse Amplitude and Width Modulation
- 218 Emulation Operation
- 218 Master Reset
- 218 Interrupts
- 219 Contents
- 220 Introduction
- 220 Features
- 221 Modes of Operation
- 221 Normal PLL Mode
- 221 1:1 PLL Mode
- 221 External Clock Mode
- 221 Low-Power Options
- 221 Wait and Doze Modes
- 222 Stop Mode
- 222 Block Diagram
- 223 Signal Descriptions
- 223 EXTAL
- 223 CLKOUT
- 221 RSTOUT
- 221 Memory Map and Registers
- 221 Module Memory Map
- 222 Register Descriptions
- 222 Synthesizer Control Register
- 225 Synthesizer Status Register
- 228 Synthesizer Test Register
- 230 Functional Description
- 230 System Clock Modes
- 231 System Clocks Generation
- 231 PLL Lock Detection
- 233 PLL Loss of Lock Conditions
- 233 PLL Loss of Lock Reset
- 233 Loss of Clock Detection
- 234 Alternate Clock Selection
- 237 Loss-of-Clock Reset
- 238 Clock Operation During Reset
- 238 PLL Operation
- 240 Phase and Frequency Detector (PFD)
- 240 Charge Pump/Loop Filter
- 241 Voltage Control Output (VCO)
- 241 Multiplication Factor Divider (MFD)
- 241 Reset
- 241 10.10 Interrupts
- 242 Contents
- 243 Introduction
- 244 Signals
- 244 Memory Map and Registers
- 245 Memory Map
- 246 Register Descriptions
- 246 Port Output Data Registers
- 247 Port Data Direction Registers
- 252 Port Pin Data/Set Data Registers
- 253 Port Clear Output Data Registers
- 254 Port C/D Pin Assignment Register
- 255 Port E Pin Assignment Register
- 256 Functional Description
- 257 Pin Functions
- 258 Port Digital I/O Timing
- 258 Interrupts
- 260 Contents
- 260 Introduction
- 261 Low-Power Mode Operation
- 261 Wait and Doze Modes
- 262 Stop Mode
- 262 Interrupt/General-Purpose I/O Pin Descriptions
- 262 Memory Map and Registers
- 262 Memory Map
- 263 Registers
- 263 EPORT Pin Assignment Register
- 265 EPORT Data Direction Register
- 266 Edge Port Interrupt Enable Register
- 267 Edge Port Data Register
- 267 Edge Port Pin Data Register
- 268 Edge Port Flag Register
- 270 Contents
- 270 Introduction
- 271 Modes of Operation
- 271 Wait Mode
- 271 Doze Mode
- 271 Stop Mode
- 271 Debug Mode
- 271 Block Diagram
- 271 Signals
- 272 Memory Map and Registers
- 272 Memory Map
- 272 Registers
- 273 Watchdog Control Register
- 275 Watchdog Modulus Register
- 276 Watchdog Count Register
- 277 Watchdog Service Register
- 279 Contents
- 280 Introduction
- 280 Block Diagram
- 281 Modes of Operation
- 281 Wait Mode
- 281 Doze Mode
- 281 Stop Mode
- 281 Debug Mode
- 281 Signals
- 282 Memory Map and Registers
- 282 Memory Map
- 282 Registers
- 283 PIT Control and Status Register
- 286 PIT Modulus Register
- 287 PIT Count Register
- 288 Functional Description
- 288 Set-and-Forget Timer Operation
- 289 Free-Running Timer Operation
- 289 Timeout Specifications
- 290 Interrupt Operation
- 289 Contents
- 291 Introduction
- 291 Features
- 292 Block Diagram
- 293 Modes of Operation
- 293 Supervisor and User Modes
- 293 Run Mode
- 293 Stop Mode
- 293 Wait, Doze, and Debug Modes
- 293 Test Mode
- 294 Signal Description
- 294 ICOC[2:0]
- 294 Memory Map and Registers
- 296 Select Register
- 297 Timer Compare Force Register
- 298 Timer Output Compare 3 Mask Register
- 299 Timer Output Compare 3 Data Register
- 300 Timer Counter Registers
- 301 Timer System Control Register
- 302 Timer Toggle-On-Overflow Register
- 303 Timer Control Register
- 305 15.7.10 Timer Interrupt Enable Register
- 306 15.7.11 Timer System Control Register
- 308 15.7.12 Timer Flag Register
- 309 15.7.13 Timer Flag Register
- 310 15.7.14 Timer Channel Registers
- 311 15.7.15 Pulse Accumulator Control Register
- 313 15.7.16 Pulse Accumulator Flag Register
- 314 15.7.17 Pulse Accumulator Counter Registers
- 315 15.7.18 Timer Port Data Register
- 316 15.7.19 Timer Port Data Direction Register
- 317 15.7.20 Timer Test Register
- 317 Functional Description
- 317 Prescaler
- 317 Input Capture
- 318 Output Compare
- 319 Pulse Accumulator
- 319 Event Counter Mode
- 320 Gated Time Accumulation Mode
- 321 General-Purpose I/O Ports
- 322 Reset
- 322 15.10 Interrupts
- 322 15.10.1 Timer Channel Interrupts (CxF)
- 323 15.10.2 Pulse Accumulator Overflow (PAOVF)
- 323 15.10.3 Pulse Accumulator Input (PAIF)
- 323 15.10.4 Timer Overflow (TOF)
- 325 Contents
- 326 Introduction
- 327 Features
- 328 Block Diagram
- 329 Modes of Operation
- 329 Doze Mode
- 329 Stop Mode
- 330 Signal Description
- 330 Memory Map and Registers
- 332 SCI Baud Rate Registers
- 333 SCI Control Register
- 338 SCI Status Register
- 341 SCI Data Registers
- 342 SCI Pullup and Reduced Drive Register
- 321 SCI Port Data Register
- 322 SCI Data Direction Register
- 323 Functional Description
- 323 Data Format
- 324 16.10 Baud Rate Generation
- 325 16.11 Transmitter
- 326 16.11.1 Frame Length
- 327 16.11.2 Transmitting a Frame
- 329 16.11.3 Break Frames
- 329 16.11.4 Idle Frames
- 330 16.12 Receiver
- 330 16.12.1 Frame Length
- 330 16.12.2 Receiving a Frame
- 331 16.12.3 Data Sampling
- 336 16.12.4 Framing Errors
- 336 16.12.5 Baud Rate Tolerance
- 337 Slow Data Tolerance
- 338 Fast Data Tolerance
- 339 16.12.6 Receiver Wakeup
- 339 Idle Input Line Wakeup (WAKE = 0)
- 339 Address Mark Wakeup (WAKE = 1)
- 340 16.13 Single-Wire Operation
- 341 16.14 Loop Operation
- 342 16.15 I/O Ports
- 343 16.16 Reset
- 343 16.17 Interrupts
- 343 16.17.1 Transmit Data Register Empty
- 343 16.17.2 Transmission Complete
- 344 16.17.3 Receive Data Register Full
- 344 16.17.4 Idle Receiver Input
- 344 16.17.5 Overrun
- 348 Contents
- 349 Introduction
- 349 Features
- 350 Modes of Operation
- 350 Block Diagram
- 351 Signal Description
- 351 MISO (Master In/Slave Out)
- 351 MOSI (Master Out/Slave In)
- 352 SCK (Serial Clock)
- 352 SS (Slave Select)
- 352 Memory Map and Registers
- 353 SPI Control Register
- 356 SPI Baud Rate Register
- 358 SPI Status Register
- 359 SPI Data Register
- 360 SPI Pullup and Reduced Drive Register
- 361 SPI Port Data Register
- 362 SPI Port Data Direction Register
- 363 Functional Description
- 364 Master Mode
- 364 Slave Mode
- 365 Transmission Formats
- 365 Transfer Format When CPHA
- 370 SPI Baud Rate Generation
- 370 Slave-Select Output
- 371 Bidirectional Mode
- 372 Error Conditions
- 372 Write Collision Error
- 372 Mode Fault Error
- 373 Low-Power Mode Options
- 373 Run Mode
- 373 Doze Mode
- 373 Stop Mode
- 389 Reset
- 389 17.10 Interrupts
- 389 17.10.1 SPI Interrupt Flag (SPIF)
- 389 17.10.2 Mode Fault (MODF) Flag
- 391 Contents
- 393 Introduction
- 394 Features
- 395 Block Diagram
- 396 Modes of Operation
- 396 Debug Mode
- 397 Stop Mode
- 397 Signals
- 398 Port QA Pin Functions
- 398 Port QA Analog Input Pins
- 399 Port QA Digital Input/Output Pins
- 399 Port QB Pin Functions
- 399 Port QB Analog Input Pins
- 399 Port QB Digital Input Pins
- 400 External Trigger Input Pins
- 400 Multiplexed Address Output Pins
- 401 Multiplexed Analog Input Pins
- 401 Voltage Reference Pins
- 401 Dedicated Analog Supply Pins
- 401 Memory Map
- 403 Register Descriptions
- 403 QADC Module Configuration Register
- 404 QADC Test Register
- 404 Port Data Registers
- 406 Port QA Data Direction Register
- 373 Control Registers
- 373 Control Register
- 379 QADC Control Register
- 384 Status Registers
- 384 QADC Status Register
- 394 Conversion Command Word Table
- 398 Result Registers
- 398 Right-Justified Unsigned Result Register
- 399 Left-Justified Signed Result Register
- 399 Left-Justified Unsigned Result Register
- 400 Functional Description
- 400 QADC Bus Accessing
- 400 External Multiplexing
- 400 External Multiplexing Operation
- 401 Module Version Options
- 403 External Multiplexed Address Configuration
- 403 Analog Subsystem
- 403 Analog-to-Digital Converter Operation
- 403 Conversion Cycle Times
- 405 Channel Decode and Multiplexer
- 405 Sample Buffer
- 406 Digital-to-Analog Converter (DAC) Array
- 406 Comparator
- 406 Successive-Approximation Register
- 407 State Machine
- 407 18.10 Digital Control
- 407 18.10.1 Queue Priority Timing Examples
- 408 Queue Priority
- 410 Queue Priority Schemes
- 422 18.10.2 Boundary Conditions
- 423 18.10.3 Scan Modes
- 424 18.10.4 Disabled Mode
- 424 18.10.5 Reserved Mode
- 464 18.10.6 Single-Scan Modes
- 465 Software-Initiated Single-Scan Mode
- 466 External Trigger Single-Scan Mode
- 467 External Gated Single-Scan Mode
- 467 Interval Timer Single-Scan Mode
- 469 18.10.7 Continuous-Scan Modes
- 470 Software-Initiated Continuous-Scan Mode
- 471 External Trigger Continuous-Scan Mode
- 471 External Gated Continuous-Scan Mode
- 472 Periodic Timer Continuous-Scan Mode
- 473 18.10.8 QADC Clock (QCLK) Generation
- 477 18.10.9 Periodic/Interval Timer
- 478 18.10.10 Conversion Command Word Table
- 482 18.10.11 Result Word Table
- 483 18.11 Pin Connection Considerations
- 483 18.11.1 Analog Reference Pins
- 483 18.11.2 Analog Power Pins
- 485 18.11.3 Conversion Timing Schemes
- 487 18.11.4 Analog Supply Filtering and Grounding
- 491 18.11.5 Accommodating Positive/Negative Stress Conditions
- 492 18.11.6 Analog Input Considerations
- 494 18.11.7 Analog Input Pins
- 495 Settling Time for the External Circuit
- 496 Error Resulting from Leakage
- 497 18.12 Interrupts
- 497 18.12.1 Interrupt Operation
- 498 18.12.2 Interrupt Sources
- 500 Contents
- 501 Introduction
- 502 Signal Descriptions
- 503 Data Bus (D[31:0])
- 503 Show Cycle Strobe (SHS)
- 503 Transfer Acknowledge (TA)
- 503 Transfer Error Acknowledge (TEA)
- 502 Emulation Mode Chip Selects (CSE[1:0])
- 502 Transfer Code (TC[2:0])
- 503 Read/Write (R/W)
- 503 Address Bus (A[22:0])
- 503 Enable Byte (EB[3:0])
- 503 19.3.10 Chip Selects (CS[3:0])
- 503 19.3.11 Output Enable (OE)
- 503 19.3.12 Transfer Size (TSIZ[1:0])
- 503 19.3.13 Processor Status (PSTAT[3:0])
- 504 Memory Map and Registers
- 504 Operand Transfer
- 506 Enable Byte Pins (EB[3:0])
- 506 Bus Master Cycles
- 507 Read Cycles
- 508 State 1 (X1)
- 508 Optional Wait States (X2W)
- 508 State 2 (X2)
- 509 Write Cycles
- 510 State 1 (X1)
- 510 Optional Wait States (X2W)
- 510 State 2 (X2)
- 512 Bus Exception Operation
- 512 Transfer Error Termination
- 512 Transfer Abort Termination
- 512 Emulation Support
- 512 Emulation Chip-Selects (CSE[1:0])
- 513 Internal Data Transfer Display (Show Cycles)
- 514 Show Strobe (SHS)
- 515 19.10 Bus Monitor
- 516 19.11 Interrupts
- 517 Contents
- 517 Introduction
- 518 Features
- 518 Block Diagram
- 519 Signals
- 519 Memory Map and Registers
- 519 Memory Map
- 520 Registers
- 525 Functional Description
- 526 Interrupts
- 528 Contents
- 530 Introduction
- 532 Top-Level Test Access Port (TAP)
- 533 Test Clock (TCLK)
- 533 Test Mode Select (TMS)
- 533 Test Data Input (TDI)
- 533 Test Data Output (TDO)
- 533 Test Reset (TRST)
- 533 Debug Event (DE)
- 535 Top-Level TAP Controller
- 536 Instruction Shift Register
- 536 EXTEST Instruction
- 537 IDCODE Instruction
- 538 SAMPLE/PRELOAD Instruction
- 538 ENABLE_MCU_ONCE Instruction
- 539 HIGHZ Instruction
- 539 CLAMP Instruction
- 539 BYPASS Instruction
- 540 IDCODE Register
- 541 Bypass Register
- 541 Boundary SCAN Register
- 541 Restrictions
- 542 21.10 Non-Scan Chain Operation
- 542 21.11 Boundary Scan
- 548 21.12 Low-Level TAP (OnCE) Module
- 533 21.13 Signal Descriptions
- 533 21.13.1 Debug Serial Input (TDI)
- 533 21.13.2 Debug Serial Clock (TCLK)
- 533 21.13.3 Debug Serial Output (TDO)
- 534 21.13.4 Debug Mode Select (TMS)
- 534 21.13.5 Test Reset (TRST)
- 534 21.13.6 Debug Event (DE)
- 534 21.14 Functional Description
- 535 21.14.1 Operation
- 536 21.14.2 OnCE Controller and Serial Interface
- 537 21.14.3 OnCE Interface Signals
- 537 Internal Debug Request Input (IDR)
- 538 CPU Debug Request (DBGRQ)
- 538 CPU Debug Acknowledge (DBGACK)
- 538 CPU Breakpoint Request (BRKRQ)
- 538 CPU Address, Attributes (ADDR, ATTR)
- 538 CPU Status (PSTAT)
- 538 OnCE Debug Output (DEBUG)
- 539 21.14.4 OnCE Controller Registers
- 539 OnCE Command Register
- 542 OnCE Control Register
- 546 OnCE Status Register
- 548 21.14.5 OnCE Decoder (ODEC)
- 548 21.14.6 Memory Breakpoint Logic
- 549 Memory Address Latch (MAL)
- 549 Breakpoint Address Base Registers
- 549 21.14.7 Breakpoint Address Mask Registers
- 550 Breakpoint Address Comparators
- 550 Memory Breakpoint Counters
- 550 21.14.8 OnCE Trace Logic
- 551 OnCE Trace Counter
- 552 Trace Operation
- 552 21.14.9 Methods of Entering Debug Mode
- 552 Debug Request During RESET
- 553 Debug Request During Normal Activity
- 553 Debug Request During Stop, Doze, or Wait Mode
- 553 Software Request During Normal Activity
- 573 21.14.10 Enabling OnCE Trace Mode
- 574 21.14.11 Enabling OnCE Memory Breakpoints
- 574 21.14.12 Pipeline Information and Write-Back Bus Register
- 575 21.14.12.1 Program Counter Register
- 575 21.14.12.2 Instruction Register
- 575 21.14.12.3 Control State Register
- 577 21.14.12.4 Writeback Bus Register
- 577 21.14.12.5 Processor Status Register
- 578 21.14.13 Instruction Address FIFO Buffer (PC FIFO)
- 579 21.14.14 Reserved Test Control Registers
- 579 21.14.15 Serial Protocol
- 580 21.14.16 OnCE Commands
- 580 21.14.17 Target Site Debug System Requirements
- 580 21.14.18 Interface Connector for JTAG/OnCE Serial Port
- 583 Contents
- 583 Introduction
- 584 Absolute Maximum Ratings
- 585 Thermal Characteristics
- 585 Power Dissipation
- 585 Electrostatic Discharge (ESD) Protection
- 586 DC Electrical Specifications
- 588 PLL Electrical Specifications
- 589 QADC Electrical Characteristics
- 592 22.10 FLASH Memory Characteristics
- 594 22.11 External Interface Timing Characteristics
- 599 22.12 Reset and Configuration Override Timing
- 600 22.13 SPI Timing Characteristics
- 603 22.14 OnCE, JTAG, and Boundary Scan Timing
- 609 Contents
- 609 Introduction
- 610 Bond Pins
- 611 Package Information for the 144-Pin LQFP
- 611 Package Information for the 100-Pin LQFP
- 612 144-Pin LQFP Mechanical Drawing
- 613 100-Pin LQFP Mechanical Drawing
- 615 Contents
- 615 Introduction
- 615 MC Order Numbers