advertisement
3.5.2.1
Transmit Check Errors
A node must check that its bus assertions get onto the bus properly by reading from the bus and comparing it to what was driven. A mismatch can occur because of a hardware error on the bus, or if two nodes attempt to drive the fields in the same cycle. A mismatch results in the setting of a bit in the TLBER register and the assertion of TLSB_FAULT.
There are two types of transmit checks:
•
Level transmit checks are used when signals are driven by a single node in specific cycles. The assertion or deassertion of each signal is compared to the level driven. Any signal not matching the level driven is in error. Level transmit checks are performed in cycles that are clearly specified in the description.
•
Assertion transmit checks are used on signals that may be driven by multiple nodes or when the assertion of a signal is used to determine timing. An error is declared only when a node receives a deasserted value and an asserted value was driven. These checks are performed every cycle, enabled solely by the driven assertion value.
The following fields are level-checked only when the commander has won the bus and is asserting a command and address. A mismatch sets
<ATCE> and asserts TLSB_FAULT.
•
TLSB_ADR<39:3>
•
TLSB_ADR_PAR
•
TLSB_CMD<2:0>
•
TLSB_CMD_PAR
•
TLSB_BANK_NUM<3:0>
The request signals (TLSB_REQ<7:0>) driven by the node (as determined from TLSB_NID<2:0>) are level-checked every bus cycle. A mismatch sets
RTCE and causes TLSB_FAULT assertion.
TLSB_CMD_ACK is checked only when it is being asserted by the node. A mismatch sets <ACKTCE>. This error is not broadcast.
TLSB_ARB_SUP is checked only when it is being asserted by the node. A mismatch sets <ABTCE> and asserts TLSB_FAULT.
The TLSB_BANK_AVL<15:0> signals driven by a memory node (as determined by virtual ID) are level-checked every bus cycle. A mismatch sets
<ABTCE> and asserts TLSB_FAULT.
3.5.2.2
Command Field Parity Errors
Command field parity errors result in a hard error and the assertion of
TLSB_FAULT. Parity errors can result from a hardware error on the bus, a hardware error in the node sending the command, or from two nodes sending commands in the same cycle. <APE> is set in the TLBER register if even parity is detected on the TLSB_ADR<30:5> and TLSB_ADR_PAR signals, or if even parity is detected on the TLSB_ADR<39:31,4:3>,
TLSB_CMD<2:0>, TLSB_BANK_NUM<3:0>, and TLSB_CMD_PAR signals.
CPU Module 3-17
advertisement
Related manuals
advertisement
Table of contents
- 29 Configuration
- 29 Bus Architecture
- 29 CPU Module
- 29 DECchip
- 29 Backup Cache
- 29 TLSB Interface
- 29 Console Support Hardware
- 29 Memory Module
- 29 I/O Architecture
- 29 Software
- 29 Console
- 29 OpenVMS Alpha
- 29 Digital UNIX
- 29 Diagnostics
- 29 ROM-Based Diagnostics
- 29 Loadable Diagnostic Execution Environment
- 29 Online Exercisers
- 30 Overview
- 30 Transactions
- 30 Arbitration
- 30 Cache Coherency Protocol
- 30 Error Handling
- 30 TLSB Signal List
- 30 Operation
- 30 Physical Node ID
- 30 Virtual Node Identification
- 30 Address Bus Concepts
- 30 Memory Bank Addressing Scheme
- 30 CSR Addressing Scheme
- 30 Memory Bank Address Decoding
- 30 Bank Available Status
- 30 Address Bus Sequencing
- 30 Address Bus Arbitration
- 30 Initiating Transactions
- 30 Distributed Arbitration
- 62 Address Bus Transactions
- 62 Module Transactions
- 62 Address Bus Priority
- 62 Address Bus Request
- 62 Asserting Request
- 62 Early Arbitration
- 62 False Arbitration Effect on Priority
- 62 Look-Back-Two
- 62 Bank Available Transition
- 62 Bank Collision
- 62 Bank Lock and Unlock
- 62 CSR Bank Contention
- 62 Command Acknowledge
- 62 Arbitration Suppress
- 62 Address Bus Cycles
- 62 Address Bus Commands
- 62 Data Bus Concepts
- 62 Data Bus Sequencing
- 62 Back-to-Back Return Data
- 62 Back-to-Back Return with HOLD
- 62 CSR Data Sequencing
- 62 Data Bus Functions
- 62 Data Return Format
- 62 Sequence Numbers
- 62 Sequence Number Errors
- 62 Data Field
- 62 Data Wrapping
- 62 ECC Coding
- 62 ECC Error Handling
- 62 TLSB_DATA_VALID
- 62 TLSB_SHARED
- 62 TLSB_DIRTY
- 62 TLSB_STATCHK
- 62 Miscellaneous Bus Signals
- 62 CSR Addressing
- 62 CSR Address Space Regions
- 62 TLSB Mailboxes
- 62 Window Space I/O
- 62 CSR Write Transactions to Remote I/O Window Space
- 62 CSR Read Transactions to Remote I/O Window Space
- 62 TLSB Errors
- 62 Error Categories
- 62 Hardware Recovered Soft Errors
- 62 Software Recovered Soft Errors
- 62 Hard Errors
- 62 System Fatal Errors
- 62 Error Signals
- 62 Address Bus Errors
- 62 Transmit Check Errors
- 62 Command Field Parity Errors
- 62 No Acknowledge Errors
- 62 Unexpected Acknowledge
- 62 Bank Lock Error
- 62 Bank Available Violation Error
- 62 Memory Mapping Register Error
- 91 Multiple Address Bus Errors
- 91 Summary of Address Bus Errors
- 91 Data Bus Errors
- 91 Single-Bit ECC Errors
- 91 Double-Bit ECC Errors
- 91 Illegal Sequence Errors
- 91 SEND_DATA Timeout Errors
- 91 Data Status Errors
- 91 Transmit Check Errors
- 91 Multiple Data Bus Errors
- 91 Summary of Data Bus Errors
- 91 Additional Status
- 91 Error Recovery
- 91 Read Errors
- 91 Write Errors
- 92 Major Components
- 92 DECchip 21164 Processor
- 92 B-Cache
- 92 Console
- 92 Serial ROM Port
- 92 Directly Addressable Console Hardware
- 92 CPU Module Address Space
- 92 Memory Space
- 92 I/O Space
- 92 I/O Window Space
- 92 TLSB CSR Space
- 92 Gbus Space
- 92 CPU Module Window Space Support
- 92 Window Space Reads
- 92 Window Space Writes
- 92 Flow Control
- 92 PCI Accesses
- 92 Sparse Space Reads and Writes
- 92 Dense Space Reads and Writes
- 92 CPU Module Errors
- 92 Error Categories
- 92 Soft Errors
- 92 Hard Errors
- 92 Faults
- 92 Nonacknowledged CSR Reads
- 92 Address Bus Errors
- 92 Transmit Check Errors
- 92 Command Field Parity Errors
- 92 No Acknowledge Errors
- 92 Unexpected Acknowledge Error
- 92 Memory Mapping Register Error
- 92 Data Bus Errors
- 92 Multiple Errors
- 203 Error Detection Schemes
- 203 Hose Interface
- 203 Hose Protocol
- 203 Window Space Mapping
- 203 Sparse Address Mapping
- 203 Dense Address Mapping
- 203 Hose Signals
- 203 Hose Packet Specifications
- 203 Down Hose Packet Specifications
- 203 Up Hose Packet Specifications
- 203 Hose Errors
- 203 I/O Port Error Handling
- 203 Soft TLSB Errors Recovered by Hardware
- 203 Hard TLSB Errors
- 203 System Fatal Errors
- 203 Hard Internal I/O Port Errors
- 203 Error Reporting
- 203 TLSB_DATA_ERROR
- 203 TLSB_FAULT
- 203 IPL 17 Error Interrupts
- 203 Address Bus Errors
- 203 TLSB Address Transmit Check Errors
- 203 Address Bus Parity Errors
- 203 No Acknowledge Errors
- 203 Unexpected Acknowledge
- 203 Bank Busy Violation
- 203 Memory Mapping Register Error
- 203 Data Bus Errors
- 203 Single-Bit ECC Errors
- 203 Double-Bit ECC Errors
- 203 Illegal Sequence Errors
- 203 SEND_DATA Timeout Errors
- 203 Data Status Errors
- 203 Transmit Check Errors
- 203 Multiple Data Bus Errors
- 203 Additional TLSB Status
- 203 Hard I/O Port Errors
- 203 Up Hose Errors
- 203 Up Turbo Vortex Errors
- 203 Down Turbo Vortex Errors
- 203 Miscellaneous I/O Port Errors
- 203 CSR Bus Parity Errors
- 203 Unexpected Mailbox Status Packet
- 203 ICR and IDR Internal Illogical Errors
- 203 Hose Status Change Errors
- 203 KFTIA Overview
- 203 Integrated I/O Section
- 203 PCI Interface
- 203 SCSI Ports
- 203 Ethernet Ports
- 203 Optional NVRAM Daughter Card
- 203 Integrated I/O Section Transactions
- 203 DMA Transactions
- 203 Mailbox Transaction
- 203 CSR Transactions
- 203 Interrupt Transactions
- 381 TLSB Node Base Addresses
- 381 TLSB CSR Address Mapping
- 381 Mailbox Data Structure
- 381 Address Bus Error Summary
- 381 Signals Covered by TLESRn Registers
- 381 Data Bus Error Summary
- 382 Directly Addressable Console Hardware
- 382 TLSB Wrapping
- 382 CPU Module Wrapping
- 382 Decrement Queue Counter Address Assignments
- 382 PCI Address Bit Descriptions
- 382 Valid Values for Address Bits <6:5>
- 383 B-Cache States
- 383 State Transition Due to Processor Activity
- 383 State Transition Due to TLSB Activity
- 383 CPU Module Response to Lock Register and Victim Buffer Address Hits
- 383 Memory Array Capacity
- 383 Self-Test Error Registers
- 383 Self-Test Times: Normal Mode
- 383 Self-Test Times: Moving Inversion, No Errors Found