STMicroelectronics LD39200 Datasheet
STMicroelectronics LD39200 is a high-performance linear regulator capable of delivering up to 2A of current with an input voltage range of 1.25V to 6V. It features an ultra-low dropout voltage of 130mV (typ.) at 2A load, making it suitable for powering low-voltage devices. With its 1% output accuracy and high PSRR of 70dB at 1kHz, this device is ideal for noise-sensitive applications. The LD39200 also includes reverse current protection, short-circuit constant current limit, and thermal protection for added reliability. It is available in fixed and adjustable output voltage versions from 0.
광고
광고
LD39200
Datasheet
2 A high PSRR ultra low drop linear regulator with reverse current protection
Maturity status link
LD39200
Features
• Input voltage from 1.25 V to 6.0 V
• Ultra low drop: 130 mV (typ.) at 2 A load
• 1 % output accuracy at 25 °C, 2 % in full temperature range
• High PSRR: 70 dB at 1 kHz
• Reverse current protection
• 2 A guaranteed output current
• Available in fixed and adjustable output voltage version from 0.5 V with 100 mV step
• Power Good
• Internal current and thermal limit
• Operating junction temperature range: -40 °C to 125 °C
• DFN6 (3 x 3 mm) and DFN8 (4 x 4 mm) packages
Applications
• Telecom infrastructure
• Medium power POL
Description
The LD39200 provides 2 A of maximum current with an input voltage range from 1.25
V to 6.0 V, and a typical dropout voltage of 130 mV.
It is stable with ceramic capacitors on the output (10 µF).
Typical power supply rejection ratio is 70 dB at 1 kHz and starts to roll off at 20 kHz.
The enable logic control function puts the LD39200 in shutdown mode, reducing the total current consumption to 10 nA (typ.).
Power Good flag is available on a dedicated pin.
The device also includes reverse current protection, short-circuit constant current limit and thermal protection.
Typical applications are for Telecom infrastructure and consumer.
DS10079 - Rev 3 - September 2018
For further information contact your local STMicroelectronics sales office.
www.st.com
1
LD39200
Block diagram
Block diagram
Figure 1. Block diagram
VIN
EN
VREF
Power good
VFB
Bandgap reference
R1
500mV
RC filter
R2
500mV
VFB
OPAMP
PMOS
Enable
Internal enable
R3
R4
PG
Reverse current protection
VOUT
AM13907V1
DS10079 - Rev 3 page 2/29
2
LD39200
Pin configuration and description
Pin configuration and description
Figure 2. Pin configuration (top view)
OUT
ADJ/S ENS E
GND
IN
EN
PG
OUT
OUT
ADJ/S ENS E
GND
IN
IN
EN
PG
AM13909V1
Table 1. DFN6 (3 x 3 mm) package pin description
Pin name Pin number Description
IN
GND
EN
6
3
5
Input voltage
Ground
Enable pin. The device is in OFF state when this pin is pulled low
ADJ/sense
OUT
PG
GND
2
Adjustable pin on ADJ version can be connected to external resistor divider to set the output voltage.
Output sense pin on the fixed version has to be connected to V
OUT
Output voltage 1
4 Power Good
Exposed pad Exposed pad should be connected to GND
1. The output sense pin of the fixed version has to be connected to the output pin for proper operation.
Table 2. DFN8 (4 x 4 mm) package pin description
Pin name Pin number Description
IN
GND
EN
7, 8
4
6
Input voltage
Ground
Enable pin. The device is in OFF state when this pin is pulled low
ADJ/sense
OUT
PG
GND
3
Adjustable pin on ADJ version can be connected to external resistor divider to set the output voltage.
Output sense pin on the fixed version has to be connected to V
OUT
Output voltage 1, 2
5 Power Good
Exposed pad Exposed pad should be connected to GND
1. Both of input pins have to be connected together on the board.
2. The output sense pin of the fixed version has to be connected to the OUT pin for proper operation.
3. Both of output pins have to be connected together on the board.
DS10079 - Rev 3 page 3/29
LD39200
Typical application
3
Typical application
Figure 3. LD39200 typical application schematic
Note:
C
IN
IN OUT
EN
LD39200
GND
ADJ
PG
C
OUT
R1
C
BYP
(optional)
C
IN
IN OUT
EN
LD39200
GND
SENSE
PG
C
OUT
OFF
ON
R2
OFF
ON
Adjustable version Fixed version
AM13909V1
R1 and R2 are calculated according to the following formula: R1 = R2 x (V
OUT
/ V
ADJ
- 1). Recommended value for C
IN
and C
OUT
is 10 μF.
DS10079 - Rev 3 page 4/29
4
Note:
LD39200
Maximum ratings
Maximum ratings
Symbol
V
IN
V
ADJ
V
OUT
/V
SENSE
I
OUT
EN
PG
P
D
ESD
T
J-OP
T
J-MAX
T
STG
Table 3. Absolute maximum ratings
Parameter
Input supply voltage
Adjustable voltage
Output voltage/output sense voltage
Output current
Enable pin voltage
Power Good pin voltage
Power dissipation
Charge device model
Human body model
Operating junction temperature
Maximum junction temperature
Storage temperature
Value
-0.3 to 7
-0.3 to 2
-0.3 to 7
Internally limited
-0.3 to 7
-0.3 to 7
Internally limited
±500
±2000
-40 to 125
150
-55 to 150
Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
Symbol
R
THJC
R
THJA
Table 4. Thermal data
Parameter
Junction-to-case thermal resistance
Junction-to- ambient thermal resistance
DFN6 (3 x 3 mm)
10
55
DFN8 (4 x 4 mm)
4
40
Unit
°C/W
V
°C
°C
°C
V
A
V
V
W
Unit
V
V
DS10079 - Rev 3 page 5/29
5
LD39200
Electrical characteristics
Electrical characteristics
(T
J
= 25 °C, V
IN
= V
OUT
+1 V; V
OUT
= V
ADJ
; C
IN
= 10 µF; C
OUT
= 10 µF; I
OUT
= 10 mA; V
EN
= V
IN
)
Symbol
V
IN
V
ADJ
I
ADJ
∆V
ADJ
%/
∆
VIN
∆V
ADJ
%/
∆
IOUT
V
DROP eN eN
SVR
Table 5. Electrical characteristics, adjustable version
Parameter
Operating input voltage range
Adjustable pin voltage
Test conditions Min.
1.25
Typ.
0.5
Adjustable pin voltage accuracy
Adjustable pin current
Static line regulation
Static load regulation
Dropout voltage
Output noise voltage
Output noise voltage
Supply voltage rejection
T
J
= 25 °C
-40 °C < T
J
< 125 °C
-40 °C < T
J
< 125 °C
V
OUT
+ 1 V < V
IN
< 6.0 V; T
J
= 25 °C
-40 °C < T
J
< 125 °C
0 mA < I
OUT
< 2 A; T
J
= 25 °C
-40 °C < T
J
< 125 °C
V
IN
= 1.4 V; I
OUT
= 1 A;
-40 °C < T
J
< 125 °C
V
IN
= 2.5 V; I
OUT
= 2 A;
-40 °C < T
J
< 125 °C
V
IN
= 5.3 V; I
OUT
= 2 A;
-40 °C < T
J
< 125 °C
V
OUT
= V
ADJ
; f = 10 Hz to 100 kHz
V
IN
C
IN
= V
= C
OUT
+ 0.4 V, I
OUT
= 700 mA;
OUT
= 10 µF, R2 = 10 kΩ,
R1 = (V
OUT
– 0.5) x 20 kΩ,
C byp
= 470 nF
V
OUT
= 1.8 V; V
IN
= V
OUT
+0.5 V
;
C
OUT
= 10 µF; I
OUT
= 10 mA;
T
J
= 25 °C; f = 1 kHz
V
OUT
= 1.8 V; V
IN
= V
OUT
+ 0.5 V
;
C
OUT
= 10 µF; I
OUT
= 10 mA;
T
J
= 25 °C; f = 100 kHz
V
OUT
= 1.8 V; V
IN
= V
OUT
+ 0.5 V
;
C
OUT
= 10 µF; I
OUT
= 10 mA;
T
J
= 25 °C; f = 500 kHz
V
OUT
= 1.8 V; V
IN
= V
OUT
+ 0.5 V
;
C
OUT
= 10 µF; I
OUT
= 10 mA;
T
J
= 25 °C; f = 1 MHz
-1.0
-2.0
100
0.01
0.1
120
135
110
45
24
70
50
50
40
Max.
6.0
1.0
2.0
0.2
Unit
V
V
% nA
%/V
%/A
0.4
250
250
250 mV
µV
RMS
/
V
OUT
µV
RMS dB dB
DS10079 - Rev 3 page 6/29
DS10079 - Rev 3
LD39200
Electrical characteristics
Symbol
I
V
I
I
Q
I
SC
MIN
EN
EN
Parameter
Quiescent current
Shutdown current
Short-circuit current
Minimum output current
Enable input logic low
Enable input logic high
Enable pin input current
Power Good output threshold
Test conditions
I
OUT
= 0 A
I
OUT
= 0 A; -40 °C < T
J
< 125 °C
I
OUT
= 2 A;
I
OUT
= 2 A; -40 °C < T
J
< 125 °C
Ven = 0, Vin = 6 V
V
OUT
= 0 V
1.25 V < V
IN
< 6.0 V
-40 °C < T
J
< 125 °C
V
EN
= V
IN
; 1.25 < V
IN
< 6.0 V
Rising edge
Min.
1.2
Typ.
100
1
10
3.5
10
0.92* V out
0.8*V out
Max.
300
3
0
0.5
Unit
µA mA nA
A
A
V nA
PG
Falling edge
V
T
SHDN
Power Good output voltage low
Thermal shutdown
Hysteresis
Isink = 6 mA open drain output
170
20
0.4
°C
1. Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value; this specification does not apply to nominal output voltages below 1.2 V.
(T
J
= 25 °C, V
IN
= V
OUT
+1 V; C
IN
= 10 µF; C
OUT
= 10 µF; I
OUT
= 10 mA; V
EN
= V
IN
)
Symbol
V
IN
V
OUT
∆
VADJ%
/
∆
VIN
∆
VADJ%
/
∆
IOUT
V
DROP eN
Table 6. Electrical characteristics, fixed version
Parameter
Operating input voltage range
Test conditions
Output voltage accuracy
Static line regulation
Static load regulation
Dropout voltage
T
J
= 25 °C
-40 °C < T
J
< 125 °C
V
OUT
+ 1 V < V
IN
< 6.0 V;
T
J
= 25 °C
-40 °C < T
J
< 125 °C
0 mA < I
OUT
< 2 A; T
J
= 25 °C
-40 °C < T
J
< 125 °C
V
OUT
= 3.3 V; I
OUT
= 2 A;
-40 °C < T
J
< 125 °C
Min.
1.25
-1.0
-2.0
Output noise voltage V
OUT
= 2.5 V; f = 10 Hz to 100 kHz
Typ.
0.01
0.05
130
40
Max.
6.0
1.0
2.0
Unit
V
%
%/V
0.1
%/A
0.4
250 mV
µV
RMS
/V
OUT page 7/29
DS10079 - Rev 3
LD39200
Electrical characteristics
Symbol
T
SVR
I
I
SC
MIN
V
I
I
Q
EN
EN
PG
SHDN
Parameter
Supply voltage rejection
Quiescent current
Test conditions
V
OUT
= 1.8 V; V
IN
= V
OUT
+ 0.5 V
;
C
OUT
= 10 µF; I
OUT
= 10 mA;
T
J
= 25 °C; f = 1 kHz
V
OUT
= 1.8 V; V
IN
= V
OUT
+ 0.5 V
;
C
OUT
= 10 µF; I
OUT
= 10 mA;
T
J
= 25 °C; f = 100 kHz
V
OUT
= 1.8 V; V
IN
= V
OUT
+ 0.5 V
;
C
OUT
= 10 µF; I
OUT
= 10 mA;
T
J
= 25 °C; f = 500 kHz
V
OUT
= 1.8 V; V
IN
= V
OUT
+ 0.5 V
;
C
OUT
= 10 µF; I
OUT
= 10 mA;
T
J
= 25 °C; f = 1 MHz
I
OUT
= 0 A
I
OUT
= 0 A; -40 °C < T
J
< 125 °C
I
OUT
= 2 A;
I
OUT
= 2 A; -40 °C < T
J
< 125 °C
Ven = 0, Vin = 6 V
V
OUT
= 0 V
Shutdown current
Short-circuit current
Minimum output current
Enable input logic low
Enable input logic high
Enable pin input current
Power Good output threshold
1.25 V < V
IN
< 6.0 V
-40 °C < T
J
< 125 °C
V
EN
= V
IN
; 1.25 < V
IN
< 6.0 V
Rising edge
Falling edge
Power Good output voltage low
Thermal shutdown
Hysteresis
Isink = 6 mA open drain output
Min.
Typ.
Max.
Unit
70
1.2
50
50
40 dB
100
1
50
3.5
10
0.92*V
OUT
0.8*V
OUT
µA
300 mA
3
0
0.5
V nA nA
A
A
V
0.4
170
20
°C page 8/29
LD39200
Application information
6
Application information
6.1
6.2
6.3
6.4
6.5
Thermal and short-circuit protections
The LD39200 is self-protected from short-circuit conditions and overtemperature. When the output load is higher than the one supported by the device, the output current rises until the limit of typically 3.5 A is reached; at this point the current is kept constant even when the load impedance is zero. The thermal protection acts when the junction temperature reaches 170 °C. The IC enters the shutdown status. As soon as the junction temperature falls again below 150 °C the device starts working again. In order to calculate the maximum power the device can dissipate, keeping the junction temperature below T
J-OP
, the following formula is used:
PDMAX = 125 − TAMB / RTHJ − A (1)
Output voltage setting for ADJ version
In the adjustable version, the output voltage can be set from 0.5 V up to the input voltage minus the voltage drop across the pass transistor (dropout voltage), by connecting a resistor divider between the ADJ pin and the output, allowing remote voltage sensing. The resistor divider can be selected using the following equation:
VOUT = VADJ 1 + R1/ R2 , witℎ VADJ = 0.5 V typ.
(2)
Enable pin
The LD39200 features an enable function. When the EN voltage is higher than 1.2 V the device is ON, and if it is lower than 0.5 V the device is OFF. In shutdown mode, the total current consumption is 10 nA (typ). The EN pin does not have an internal pull-up, therefore it cannot be left floating if it is not used.
Power Good pin (PG)
Some applications require a flag showing that the output voltage is in the correct range. Power Good threshold depends on the output voltage. When the output voltage is higher than 0.92 * V
OUT(nom)
, the PG pin goes to high impedance. If the output voltage is below 0.80 * V
OUT(nom)
the PG pin goes to low impedance. If the device works well, the PG pin is at high impedance.
Reverse current protection
The device avoids the reverse current to flow from the output to the input during any operating condition (EN = 0 or EN = 1, V
IN
> V
OUT
+ V
DROP
). During fast turn-on/off this function prevents a big current from flowing to the input. Moreover it is used to avoid the reverse current to flow from the output pin to the input one, when other power supplies, providing a voltage higher than the input voltage, are connected to the output pin. If a power supply, providing a voltage lower than LDO output voltage, is connected to OUT pin, LDO works in current protection, causing high power dissipation inside the device.
When the device is disabled (EN = low) and V
OUT
> 0 V, a small current (few µA) is sunk from the OUT pin.
DS10079 - Rev 3 page 9/29
7
LD39200
Typical performance characteristics
Typical performance characteristics
(The following plots are referred to the typical application circuit and, unless otherwise noted, at T
A
= 25 °C)
Figure 4. Dropout voltage vs. temperature
(Vin = 1.3 V, Iout = 1 A)
Figure 5. Dropout voltage vs. temperature
(Vin = 1.4 V, Iout = 1 A)
250
200
150
100
50
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13910V1
250
200
150
100
50
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13911V1
Figure 6. Dropout voltage vs. temperature
(Vin = 1.4 V, Iout = 2 A)
Figure 7. Dropout voltage vs. temperature
(Vin = 1.5 V, Iout = 1 A)
500
450
400
350
300
250
200
150
100
50
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13912V1
250
200
150
100
50
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13913V1
DS10079 - Rev 3 page 10/29
DS10079 - Rev 3
LD39200
Typical performance characteristics
Figure 8. Dropout voltage vs. temperature
(Vin = 1.5 V, Iout = 2 A)
Figure 9. Dropout voltage vs. temperature
(Vin = 2.5 V, Iout = 1 A)
500
450
400
350
300
250
200
150
100
50
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13914V1
140
120
100
80
60
40
20
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13915V1
Figure 10. Dropout voltage vs. temperature
(Vin = 2.5 V, Iout = 2 A)
Figure 11. Reference voltage vs. temperature
(Vin = 1.5 V, Iout = 10 mA)
300
250
200
150
100
50
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13916V1
0.55
0.53
0.51
0.49
0.47
0.45
-40 -25 0 25
Temperature ºC
55 85 125
AM13917V1
Figure 12. Quiescent current vs. temperature
(Vin = 1.5 V, Iout = 0 mA)
0.15
0.1
0.05
0
0.3
0.25
0.2
-40 -25 0 25 55
Temperature ºC
85 125
AM13918V1
Figure 13. Quiescent current vs. temperature
(Vin = 1.5 V, Iout = 2 A)
1.2
1
0.8
0.6
0.4
0.2
0
2
1.8
1.6
1.4
-40 -25 0 25 55
Temperature ºC
85 125
AM13919V1 page 11/29
DS10079 - Rev 3
LD39200
Typical performance characteristics
Figure 14. Quiescent current vs. output current
Figure 15. Line regulation vs. temperature
(1.5 V ≤ Vin ≤ 6 V, Iout = 10 mA)
1.4
1.2
1
0.8
0.6
0.4
0.2
0
0 1 10 100 500 1000 1250
Output current [mA]
1500 1750 2000
AM13920V2
0.1
0.09
0.08
0.07
0.06
0.05
0.04
0.03
0.02
0.01
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13920V1
Figure 16. Load regulation vs. temperature
(Vin = 1.5 V, 0 < Iout < 2 A)
0.5
0.45
0.4
0.35
0.3
0.25
0.2
0.15
0.1
0.05
0
-40 -25 0 25 55
Temperature ºC
85 125
AM13921V1
100.0
90.0
80.0
70.0
60.0
50.0
40.0
30.0
20.0
10.0
0.0
100
Figure 17. SVR vs. frequency
1000 10000 f [Hz]
VIN = 2.3V + Vripple
VIN = 4.0V + Vripple
100000 1000000
AM13922V1
Figure 18. Noise spectral density (no Cbyp)
10.0
9.0
8.0
7.0
6.0
5.0
4.0
3.0
2.0
1.0
0.0
10 100
VIN = 1.6V VOUT = 1.2V CBP = 0 ILOAD = 0.7A
VIN = 3.7V VOUT = 3.3V CBP = 0 ILOAD = 0.7A
VIN = 5.4V VOUT = 5.0V CBP = 0 ILOAD = 0.7A
1000 f [Hz]
10000 100000
AM13923V1
Figure 19. Noise spectral density (Cbyp = 470 nF)
10.0
9.0
8.0
7.0
6.0
5.0
4.0
3.0
2.0
1.0
0.0
10
VIN = 1.6V VOUT = 1.2V CBP = 470nF ILOAD = 0.7A
VIN = 3.7V VOUT = 3.3V CBP = 470nF ILOAD = 0.7A
VIN = 5.4V VOUT = 5.0V CBP = 470nF ILOAD = 0.7A
100 1000 f [Hz]
10000 100000
AM13924V1 page 12/29
LD39200
Typical performance characteristics
Figure 20. Stability plan
10
1
0.1
STABILITY AREA
0.01
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
COUT [µF] (nominal value)
AM13925V1
Figure 21. Enable startup, Vin = 1.25 V, Iout = 2 A
Figure 22. Enable startup, Vin = 6 V, Iout = 2 A Figure 23. Enable startup, no Cbyp
V
OUT
V
EN
DS10079 - Rev 3
Figure 24. Enable startup, Cbyp = 470 nF
V
OUT
V
EN
VIN = 3.7 V, VEN = from 0 to 2 V, IOUT = 100 mA, VOUT = 3.3 V, CIN = COUT = 10 µF, CBYP = 0
GIPG080420141550MT
Figure 25. Line transient
V
IN
V
OUT
VIN = 3.7 V, VOUT = 3.3 V, VEN = from 0 to 2V, IOUT = 100 mA, CIN = COUT = 10 µF, CBYP = 470
GIPG080420141552MT
VIN = VEN = from 1.5 to 5.5 V, IOUT = 10 mA, NO CIN = COUT = 10 µF, TRISE = TFALL = 10
µ s
GIPG140420141401MT page 13/29
Figure 26. Load transient, no Cbyp
V
OUT
LD39200
Typical performance characteristics
Figure 27. Load transient, Cbyp = 470 nF
V
OUT
V
IN
VIN = 3.7 V, VOUT = 3.3 V, ILOAD = 10 mA to 2 A, CBYP = 0
GIPG140420141403MT
V
IN
VIN = 3.7 V, VOUT = 3.3 V, ILOAD = 10 mA to 2 A, CBYP = 470 nF
GIPG140420141405MT
DS10079 - Rev 3 page 14/29
8
LD39200
Package mechanical data
Package mechanical data
In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ® packages, depending on their level of environmental compliance. ECOPACK ® specifications, grade definitions and product status are available at: www.st.com. ECOPACK ® is an ST trademark.
DS10079 - Rev 3 page 15/29
8.1
DFN6 (3 x 3 mm) mechanical data
Figure 28. DFN6 (3 x 3 mm) package outline
LD39200
DFN6 (3 x 3 mm) mechanical data
DS10079 - Rev 3
7946637_C page 16/29
DS10079 - Rev 3
LD39200
DFN6 (3 x 3 mm) mechanical data
Dim.
e
L
E
E2
A
A1
A3 b
D
D2
Table 7. DFN6 (3 x 3 mm) mechanical data mm
Typ.
Min.
0.80
0 0.02
0.20
0.23
2.90
2.23
2.90
1.50
3
3
0.30
0.95
0.40
Figure 29. DFN6 (3 x 3 mm) recommended footprint (all dimensions are in mm)
Max.
1
0.05
0.45
3.10
2.50
3.10
1.75
0.50
7946637_C page 17/29
8.2
LD39200
DFN6 (3 x 3 mm) tape and reel mechanical data
DFN6 (3 x 3 mm) tape and reel mechanical data
Figure 30. DFN6 (3 x 3 mm) tape outline
DS10079 - Rev 3
7875978_N page 18/29
LD39200
DFN6 (3 x 3 mm) tape and reel mechanical data
Figure 31. DFN6 (3 x 3 mm) reel outline
DS10079 - Rev 3
Dim.
A0
B0
K0
7875978_N
Table 8. DFN6 (3 x 3 mm) tape and reel mechanical data
Min.
3.20
3.20
1 mm
Typ.
3.30
3.30
1.10
Max.
3.40
3.40
1.20
page 19/29
8.3
DFN8 (4 x 4 mm) mechanical data
Figure 32. DFN8 (4 x 4 mm) package outline
LD39200
DFN8 (4 x 4 mm) mechanical data
DS10079 - Rev 3 page 20/29
DS10079 - Rev 3
LD39200
DFN8 (4 x 4 mm) mechanical data
Dim.
e
L
E
E2
A
A1
A3 b
D
D2
Table 9. DFN8 (4 x 4 mm) mechanical data
Min.
0.80
0
0.23
3.90
2.82
3.90
2.05
0.40
0,20
0.30
4
3 mm
Typ.
0.90
0.02
4
2.20
0.80
0.50
Figure 33. DFN8 (4 x 4 mm) recommended footprint (all dimensions are in mm)
Max.
1
0.05
0.38
4.10
3.23
4.10
2.30
0.60
AM11889v1 page 21/29
8.4
LD39200
DFN8 (4 x 4 mm) reel mechanical data
DFN8 (4 x 4 mm) reel mechanical data
Figure 34. DFN8 (4 x 4 mm) tape outline (all dimensions are in mm)
DS10079 - Rev 3
7279936 page 22/29
Figure 35. DFN8 (4 x 4 mm) reel outline
LD39200
DFN8 (4 x 4 mm) reel mechanical data
DS10079 - Rev 3
Dim.
D
N
A
C
T
Table 10. DFN8 (4 x 4 mm) reel mechanical data
Min.
mm
Typ.
12.8
20.2
60
13.0
Max.
330
13.2
22.4
page 23/29
LD39200
Ordering information
9
Ordering information
DFN6 (3 x 3 mm)
LD39200PUR
LD39200PU33R
Table 11. Order codes
DFN8 (4 x 4 mm)
LD39200DPUR
Output voltage
ADJ
3.3 V
DS10079 - Rev 3 page 24/29
Revision history
Date
08-Jul-2014
06-Jul-2017
17-Sep-2018
2
3
Table 12. Document revision history
Revision
1
Changes
Initial release.
Updated Table 11: "Order codes".
Minor text changes.
Updated note Section 3 Typical application .
LD39200
DS10079 - Rev 3 page 25/29
LD39200
Contents
Contents
DS10079 - Rev 3 page 26/29
LD39200
List of tables
List of tables
DS10079 - Rev 3 page 27/29
LD39200
List of figures
List of figures
DS10079 - Rev 3 page 28/29
LD39200
IMPORTANT NOTICE – PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of
Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2018 STMicroelectronics – All rights reserved
DS10079 - Rev 3 page 29/29
다운로드
공개 링크 업데이트됨
문서 공개 링크
광고