HCF4042B
QUAD CLOCKED D LATCH
■
■
■
■
■
CLOCK POLARITY CONTROL
Q AND Q OUTPUTS
COMMON CLOCK
LOW POWER TTL COMPATIBLE
STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
■
QUIESCENT CURRENT SPECIFIED UP TO
20V
■
5V, 10V AND 15V PARAMETRIC RATINGS
■
■
■
INPUT LEAKAGE CURRENT
I
I
= 100nA (MAX) AT V
DD
= 18V T
A
= 25°C
100% TESTED FOR QUIESCENT CURRENT
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
The HCF4042B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages.
The HCF4042B types contains four latch circuit, each strobes by a common clock. Complementary buffered outputs are available from each circuit.
The impedance of the n and p channel output devices is balanced and all outputs are electrically identical.
DIP
ORDER CODES
PACKAGE
DIP
SOP
TUBE
HCF4042BEY
HCF4042BM1
SOP
T & R
HCF4042M013TR
Information present at the data input is transferred to outputs Q and Q during the CLOCK level which is programmed by the POLARITY input. For
POLARITY = 0 the transfer occurs during the 0
CLOCK level and for POLARITY = 1 the transfer occurs during the 1 CLOCK level. The outputs follow the data input providing the CLOCK and
POLARITY levels defined above are present.
When a CLOCK transition occurs (positive for
POLARITY = 0 and negative for POLARITY = 1) the information present at the input during the
CLOCK transition is retained at the outputs until an opposite CLOCK transition occurs.
PIN CONNECTION
September 2001 1/9
HCF4042B
IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No
4, 7, 13, 14
2, 10, 11, 1
3, 9, 12, 15
5
6
8
16
SYMBOL NAME AND FUNCTION
D1 to D4 Data Inputs
Q1 to Q4 Q outputs
Q1 to Q4 Q outputs
CLOCK Clock Input
POLARITY Polarity inputs
V
SS
V
DD
Negative Supply Voltage
Positive Supply Voltage
FUNCTIONAL DIAGRAM
TRUTH TABLE
CLOCK
L
H
POLARITY
0
0
1
1
Q
D
LATCH
D
LATCH
2/9
LOGIC BLOCK DIAGRAM
HCF4042B
This logic diagram has not be used to estimate propagation delays
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
DD
V
I
I
I
P
D
Supply Voltage
DC Input Voltage
DC Input Current
Power Dissipation per Package
Power Dissipation per Output Transistor
-0.5 to +22
-0.5 to V
±
DD
10
200
100
+ 0.5
V
V mA mW mW
T op
T stg
Operating Temperature
Storage Temperature
-55 to +125
-65 to +150
°C
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
All voltage values are referred to V
SS
pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol
V
DD
V
I
T op
Supply Voltage
Input Voltage
Operating Temperature
Parameter Value
3 to 20
0 to V
DD
-55 to 125
Unit
V
V
°C
3/9
HCF4042B
DC SPECIFICATIONS
Test Condition Value
Symbol
V
V
I
V
I
I
V
L
OH
OL
IH
IL
OH
OL
Parameter
High Level Output
Voltage
Low Level Output
Voltage
High Level Input
Voltage
Low Level Input
Voltage
Output Drive
Current
Output Sink
Current
V
I
(V)
Quiescent Current 0/5
0/10
0/15
0/20
0/5
0/10
0/15
5/0
10/0
15/0
0/5
0/5
0/10
0/15
0/5
0/10
0/15
V
O
(V)
<1 5 4.95
<1 10 9.95
<1 15 14.95
<1
<1
5
10
3.5
7
11
0.05
0.05
0.05
<1 15
0.5/4.5
<1 5
1/9 <1 10
1.5/13.5
<1 15
4.5/0.5
<1 5
9/1 <1 10
13.5/1.5
<1 15
2.5
4.6
9.5
<1 5 -1.36
-3.2
<1 5 -0.44
-1
<1 10 -1.1
-2.6
13.5
0.4
0.5
1.5
|I
O
|
(
µ
A)
V
DD
(V)
5
10
15
20
T
A
= 25°C
0.02
0.02
0.02
0.04
<1 15 -3.0
-6.8
<1 5 0.44
1
<1 10
<1 15
1.1
3.0
2.6
6.8
1
2
4
20
1.5
3
4
-40 to 85°C
4.95
9.95
14.95
3.5
7
11
-1.1
-0.36
-0.9
-2.4
0.36
0.9
2.4
30
60
120
600
0.05
0.05
0.05
1.5
3
4
-55 to 125°C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
4.95
9.95
14.95
3.5
I
I
C
I
Input Leakage
Current
Input Capacitance
0/18 Any Input
Any Input
18 ±
10
5
-5 ±
0.1
7.5
±
1
The Noise Margin for both "1" and "0" level is: 1V min. with V
DD
=5V, 2V min. with V
DD
=10V, 2.5V min. with V
DD
=15V
7
11
-1.1
-0.36
-0.9
-2.4
0.36
0.9
2.4
30
60
120
600
0.05
0.05
0.05
1.5
±
3
4
1
Unit
µ
A
V
V
V
V mA mA
µ
A pF
4/9
HCF4042B
DYNAMIC ELECTRICAL CHARACTERISTICS (T amb
= 25°C, C
L
= 50pF, R
L
= 200K
Ω
, t r
= t f
= 20 ns)
Test Condition
Symbol Parameter
V
DD
(V) t t t t t
PLH
PLH
PLH
PLH
THL
t
t
t
t
t
PHL
PHL
PHL
PHL
TLH
Propagation Delay Time
(DATA IN to Q)
Propagation Delay Time
(DATA IN to Q)
Propagation Delay Time
(CLOCK to Q)
Propagation Delay Time
(CLOCK to Q)
Transition Time t t
W setup
Clock Pulse Width
Setup Time
5
10
15
5
10 t t hold r
, t f
Hold Time
Input Pulse Rise and Fall
Time
15
5
10
15
5
10
15
(*) Typical temperature coefficient for all V
DD
value is 0.3 %/°C.
5
10
15
5
10
5
10
15
5
10
15
15
5
10
15
Value (*)
Min.
Typ.
Max.
110 220
55 110
40 80
150 300
75
50
150
100
225 450
100 200
80 160
250 500
115 230
90 180
100 200
50
40
100
80
200 100
100
60
50
30
50
30
25
0
0
0
120
60
50
60
30
25
Unit ns ns ns ns ns ns ns ns
Not Rise or Fall
Time Sensitive
µ s
5/9
HCF4042B
TEST CIRCUIT
C
R
R
L
L
= 50pF or equivalent (includes jig and probe capacitance)
= 200K
Ω
T
= Z
OUT
of pulse generator (typically 50
Ω
)
6/9
DIM.
I
L
Z e e3
F a1
B
D
E b b1
HCF4042B
MIN.
0.51
0.77
Plastic DIP-16 (0.25) MECHANICAL DATA
mm.
TYP MAX.
1.65
MIN.
0.020
0.030
inch
TYP.
0.5
0.25
0.020
0.010
20
8.5
2.54
17.78
0.335
0.100
0.700
7.1
5.1
3.3
0.130
1.27
MAX.
0.065
0.787
0.280
0.201
0.050
P001C
7/9
HCF4042B
DIM.
E e e3
C c1
D
A a1 a2 b b1
M
S
F
G
L
MIN.
0.1
0.35
0.19
9.8
5.8
3.8
4.6
0.5
SO-16 MECHANICAL DATA
mm.
TYP MIN.
MAX.
1.75
0.2
1.65
0.46
0.25
0.003
0.013
0.007
0.5
10
6.2
45° (typ.)
0.385
0.228
1.27
8.89
4.0
5.3
1.27
0.62
8° (max.)
0.149
0.181
0.019
inch
TYP.
0.019
0.050
0.350
0.393
0.244
0.157
0.208
0.050
0.024
MAX.
0.068
0.007
0.064
0.018
0.010
PO13H
8/9
HCF4042B
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
© http://www.st.com
9/9
