HCF4024B
RIPPLE-CARRY BINARY COUNTER/DIVIDERS 7 STAGE
■
■
■
■
MEDIUM SPEED OPERATION : t
PD
= 80ns (Typ.) at V
DD
= 10V
FULLY STATIC OPERATION
COMMON RESET
BUFFERED INPUTS AND OUTPUTS
■
STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
■
QUIESCENT CURRENT SPECIFIED UP TO
20V
■
■
■
■
5V, 10V AND 15V PARAMETRIC RATINGS
INPUT LEAKAGE CURRENT
I
I
= 100nA (MAX) AT V
DD
= 18V T
A
= 25°C
100% TESTED FOR QUIESCENT CURRENT
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
The HCF4024B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages.
The HCF4024B is a ripple carry binary counter. All counter stages are master-slave flip-flops. The
DIP SOP
ORDER CODES
PACKAGE
DIP
SOP
TUBE
HCF4024BEY
HCF4024BM1
T & R
HCF4024M013TR state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros stage. Schmitt trigger action on the input pulse line permits unlimited clock rise and fall times.
All inputs and outputs are buffered
PIN CONNECTION
September 2001 1/10
HCF4024B
IINPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No
12, 11, 9, 6,
5, 4, 3
8, 10, 13
2
1
7
14
SYMBOL NAME AND FUNCTION
Q1 to Q7 7 Buffered Outputs
NC
RESET
Φ
V
SS
V
DD
Not Connected
Reset Input
Input Pulses
Negative Supply Voltage
Positive Supply Voltage
FUNCTIONAL DIAGRAM
TRUTH TABLE
Φ
X
X : Don’t Care
RESET
H
L
L
OUTPUT STATE
ALL OUTPUTS = "L"
NO CHANGE
ADVANCE TO NEXT STATE
2/10
HCF4024B
LOGIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
DD
V
I
I
I
P
D
Supply Voltage
DC Input Voltage
DC Input Current
Power Dissipation per Package
Power Dissipation per Output Transistor
-0.5 to +22
-0.5 to V
DD
+ 0.5
±
10
200
100
V
V mA mW mW
T op
T stg
Operating Temperature
Storage Temperature
-55 to +125
-65 to +150
°C
°C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.
All voltage values are referred to V
SS
pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol
V
DD
V
I
T op
Supply Voltage
Input Voltage
Operating Temperature
Parameter Value
3 to 20
0 to V
DD
-55 to 125
Unit
V
V
°C
3/10
HCF4024B
DC SPECIFICATIONS
Test Condition Value
Symbol
V
V
I
V
I
I
V
L
OH
OL
IH
IL
OH
OL
Parameter
High Level Output
Voltage
Low Level Output
Voltage
High Level Input
Voltage
Low Level Input
Voltage
Output Drive
Current
Output Sink
Current
V
I
(V)
Quiescent Current 0/5
0/10
0/15
0/20
0/5
0/10
0/15
5/0
10/0
15/0
0/5
0/5
0/10
0/15
0/5
0/10
0/15
V
O
(V)
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
0.04
0.04
<1 5 4.95
<1 10 9.95
<1 15 14.95
<1
<1
5
10
3.5
7
11
0.05
0.05
0.05
<1 15
0.5/4.5
<1 5
1/9 <1 10
1.5/13.5
<1 15
4.5/0.5
<1 5
9/1 <1 10
13.5/1.5
<1 15
2.5
4.6
9.5
<1 5 -1.36
-3.2
<1 5 -0.44
-1
<1 10 -1.1
-2.6
13.5
0.4
0.5
1.5
|I
O
|
(
µ
A)
V
DD
(V)
5
10
15
20
T
A
= 25°C
5
10
0.04
20
0.08
100
<1 15 -3.0
-6.8
<1 5 0.44
1
<1 10
<1 15
1.1
3.0
2.6
6.8
1.5
3
4
-40 to 85°C
4.95
9.95
14.95
3.5
7
11
-1.1
-0.36
-0.9
-2.4
0.36
0.9
2.4
150
300
600
3000
0.05
0.05
0.05
1.5
3
4
-55 to 125°C
4.95
9.95
14.95
3.5
I
I
C
I
Input Leakage
Current
Input Capacitance
0/18 Any Input
Any Input
18 ±
10
5
-5 ±
0.1
7.5
±
1
The Noise Margin for both "1" and "0" level is: 1V min. with V
DD
=5V, 2V min. with V
DD
=10V, 2.5V min. with V
DD
=15V
7
11
-1.1
-0.36
-0.9
-2.4
0.36
0.9
2.4
150
300
600
3000
0.05
0.05
0.05
1.5
±
3
4
1
Unit
µ
A
V
V
V
V mA mA
µ
A pF
4/10
HCF4024B
DYNAMIC ELECTRICAL CHARACTERISTICS (T amb
= 25°C, C
L
= 50pF, R
L
= 200K
Ω
, t r
= t f
= 20 ns)
Test Condition t t t
Symbol
PLH
PLH
THL t t t f t r t
t
t
t
W
, t
W
PHL
PHL
TLH max
PHL f
REM
(
Propagation Delay Time
∅
to Q1 Out)
Propagation Delay Time
(Qn to Qn+1)
Transition Time
Minimum Input Pulse
Width
Input Pulse Rise and Fall
Time
Minimum Reset Pulse
Width
Parameter
Maximum Clock Input
Frequency
Propagation Delay Time
Reset Removal Time
V
DD
(V)
5
10
15
5
5
10
15
10
15
10
15
5
10
15
5
10
15
15
5
10
15
5
INPUT-PULSE OPERATION
5
10
15
5
10
RESET OPERATION
(*) Typical temperature coefficient for all V
DD
value is 0.3 %/°C.
Value (*)
Min.
Typ.
Max.
Unit
3.5
8
12
50
40
70
30
20
180 360
80 160
65 130
100 200
40 80
30 60
100 200
100
80
140
60
40 unlimited
7
16
24
140 280
60 120
50 100
100 200
40 80
30 60
175 350
75
50
150
100 ns ns ns ns
µ s
MHz ns ns ns
5/10
HCF4024B
TEST CIRCUIT
C
R
R
L
= 50pF or equivalent (includes jig and probe capacitance)
L
= 200K
Ω
T
= Z
OUT
of pulse generator (typically 50
Ω
)
WAVEFORM 1 : MINIMUM PULSE WIDTH (RESET) AND REMOVAL TIME ( RESET TO
Φ
) (f=1MHz;
50% duty cycle)
6/10
WAVEFORM 2 : PROPAGATION DELAY TIME (f=1MHz; 50% duty cycle)
HCF4024B
WAVEFORM 3 : PROPAGATION DELAY TIME, MINIMUM PULSE WIDTH (
Φ
) (f=1MHz; 50% duty cycle)
7/10
HCF4024B
DIM.
I
L
Z e e3
F a1
B
D
E b b1
MIN.
0.51
1.39
1.27
Plastic DIP-14 MECHANICAL DATA
mm.
TYP MAX.
1.65
MIN.
0.020
0.055
inch
TYP.
0.5
0.25
0.020
0.010
20
8.5
2.54
15.24
0.335
0.100
0.600
7.1
5.1
3.3
0.130
2.54
0.050
MAX.
0.065
0.787
0.280
0.201
0.100
P001A
8/10
DIM.
E e e3
C c1
D
A a1 a2 b b1
M
S
F
G
L
HCF4024B
MIN.
0.1
0.35
0.19
8.55
5.8
3.8
4.6
0.5
SO-14 MECHANICAL DATA
mm.
TYP MIN.
MAX.
1.75
0.2
1.65
0.46
0.25
0.003
0.013
0.007
0.5
8.75
6.2
45° (typ.)
0.336
0.228
1.27
7.62
4.0
5.3
1.27
0.68
8° (max.)
0.149
0.181
0.019
inch
TYP.
0.019
0.050
0.300
0.344
0.244
0.157
0.208
0.050
0.026
MAX.
0.068
0.007
0.064
0.018
0.010
PO13G
9/10
HCF4024B
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
© http://www.st.com
10/10
