- No category
advertisement
CHAPTER 17 STANDBY FUNCTION
17.2.2 STOP mode
(1) STOP mode set and operating status
The STOP mode is set by executing the STOP instruction. It can be set only during main system clock operation.
Cautions 1. When the STOP mode is set, the X2 pin is internally connected to V
DD
via a pull-up resistor to suppress the leakage at the crystal oscillator. Thus, do not use the STOP mode in a system where an external clock is used for the main system clock.
2. Because the interrupt request signal is used to release the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately released if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction. After the wait set using the oscillation stabilization time select register (OSTS), the operating mode is set.
The operating status in the STOP mode is described below.
Table 17-3. STOP Mode Operating Status
STOP Mode
Setting
Item
Clock generator
CPU
Output ports (output latches)
16-bit timer/event counter
8-bit timer/event counter
Watchdog timer
A/D converter
Watch timer
With Subsystem Clock
Only main system clock stops oscillation.
Operation stopped
Status before STOP instruction execution is held.
Operation stopped
Operation enabled only when TI1 and TI2 are selected for the count clock.
Operation stopped
Without Subsystem Clock
Clock output
Operation enabled only when f
XT
is selected for the count clock.
Operation enabled when f
XT
is selected for the output clock.
Operation stopped
PCL is low level.
Buzzer output
VFD controller/driver
Serial interface
Other than automatic transmit/receive function
Automatic transmit/ receive function
BUZ is low level.
Operation disabled
Operation enabled only when external input clock is selected as serial clock.
Operation stopped
External interrupts
INTP0
INTP1 to INTP3
Operation disabled
Operation enabled
356
User’s Manual U11302EJ5V0UD
CHAPTER 17 STANDBY FUNCTION
(2) STOP mode release
The STOP mode can be released by the following three sources.
(a) Release by unmasked interrupt request
When an unmasked interrupt request is generated, the STOP mode is released. If interrupt request acknowledgment is enabled after the lapse of oscillation stabilization time, vectored interrupt servicing is carried out. If interrupt request acknowledgment is disabled, the instruction at the next address is executed.
Figure 17-4. STOP Mode Release by Interrupt Request Generation
Interrupt request
STOP instruction
Standby release signal
Operating mode
Clock
Oscillation
STOP mode
Oscillation stop
Wait
(time set by OSTS)
Oscillation stabilization wait status
Oscillation
Operating mode
Remark The broken line indicates the case when the interrupt request which has released the standby status is acknowledged.
(b) Release by unmasked test input
When an unmasked test signal is input, the STOP mode is released. After the lapse of oscillation stabilization time, the instruction at the next address to the STOP instruction is executed.
User’s Manual U11302EJ5V0UD
357
CHAPTER 17 STANDBY FUNCTION
(c) Release by RESET input
When a RESET signal is input, the STOP mode is released. After the lapse of oscillation stabilization time, a reset operation is carried out.
Figure 17-5. STOP Mode Release by RESET Input
Wait
(2 17 /f
X
: 26.2 ms)
STOP instruction
RESET signal
Operating mode
Clock
Oscillation
STOP mode
Oscillation stop
Reset period
Oscillation stabilization wait status
Oscillation
Operating mode
Remarks 1. f
X
: Main system clock oscillation frequency
2. Figures in parentheses apply to operation with f
X
= 5.0 MHz.
Release Source
Maskable interrupt request
Test input
RESET input
Table 17-4. Operation After STOP Mode Release
1
0
0
0
MK
××
PR
××
0 0
0
0
0
1
1
–
1
1
×
–
–
–
1
1
×
×
×
×
0
×
IE
0
0
1
×
×
×
×
ISP
×
×
1
Operation
Next address instruction execution
Interrupt servicing
Next address instruction execution
Interrupt servicing
STOP mode hold
Next address instruction execution
STOP mode hold
Reset processing
×: don’t care
358
User’s Manual U11302EJ5V0UD
advertisement
Related manuals
advertisement
Table of contents
- 18 Features
- 19 Applications
- 20 Pin Configuration (Top View)
- 25 Block Diagram
- 26 Overview of Functions
- 31 µPD78P0208 only)
- 32 Description of Pin Functions
- 36 µPD78P0208 only)
- 42 Memory Space
- 66 Operand Address Addressing
- 74 Port Functions
- 77 Port Configuration
- 92 Port Function Operations
- 93 Selection of Mask Option
- 103 System Clock Oscillator
- 103 Main system clock oscillator
- 104 Subsystem clock oscillator
- 107 Divider
- 107 When subsystem clock is not used
- 108 Clock Generator Operations
- 109 Main system clock operations
- 110 Subsystem clock operations
- 111 Changing System Clock and CPU Clock Settings
- 111 Time required for switchover between system clock and CPU clock
- 112 System clock and CPU clock switching procedure
- 113 CHAPTER 6 16-BIT TIMER/EVENT COUNTER
- 114 16-Bit Timer/Event Counter Functions
- 116 16-Bit Timer/Event Counter Configuration
- 121 16-Bit Timer/Event Counter Control Registers
- 129 16-Bit Timer/Event Counter Operations
- 129 Interval timer operations
- 131 PWM output operations
- 132 Pulse width measurement operations
- 134 External event counter operation
- 136 Square-wave output operation
- 137 16-Bit Timer/Event Counter Operating Precautions
- 139 CHAPTER 7 8-BIT TIMER/EVENT COUNTER
- 139 8-Bit Timer/Event Counter Functions
- 139 8-bit timer/event counter mode
- 142 16-bit timer/event counter mode
- 144 8-Bit Timer/Event Counter Configuration
- 147 8-Bit Timer/Event Counter Control Registers
- 152 8-Bit Timer/Event Counter Operations
- 152 8-bit timer/event counter mode
- 156 16-bit timer/event counter mode
- 160 8-Bit Timer/Event Counter Operating Precautions
- 162 CHAPTER 8 WATCH TIMER
- 162 Watch Timer Functions
- 163 Watch Timer Configuration
- 163 Watch Timer Control Registers
- 167 Watch Timer Operations
- 167 Watch timer operation
- 167 Interval timer operation
- 168 CHAPTER 9 WATCHDOG TIMER
- 168 Watchdog Timer Functions
- 169 Watchdog Timer Configuration
- 171 Watchdog Timer Control Registers
- 174 Watchdog Timer Operations
- 174 Watchdog timer operation
- 175 Interval timer operation
- 176 CHAPTER 10 CLOCK OUTPUT CONTROLLER
- 176 Clock Output Controller Functions
- 177 Clock Output Controller Configuration
- 177 Clock Output Function Control Registers
- 180 CHAPTER 11 BUZZER OUTPUT CONTROLLER
- 180 Buzzer Output Controller Functions
- 180 Buzzer Output Controller Configuration
- 181 Buzzer Output Function Control Registers
- 184 CHAPTER 12 A/D CONVERTER
- 184 A/D Converter Functions
- 184 A/D Converter Configuration
- 188 A/D Converter Control Registers
- 191 A/D Converter Operations
- 191 Basic operations of A/D converter
- 193 Input voltage and conversion results
- 194 A/D converter operating mode
- 196 A/D Converter Precautions
- 199 CHAPTER 13 SERIAL INTERFACE CHANNEL
- 200 Functions of Serial Interface Channel
- 201 Configuration of Serial Interface Channel
- 205 Control Registers of Serial Interface Channel
- 211 Operations of Serial Interface Channel
- 211 Operation stop mode
- 212 3-wire serial I/O mode operation
- 217 SBI mode operation
- 243 2-wire serial I/O mode operation
- 249 SCK0/P27 pin output manipulation
- 250 CHAPTER 14 SERIAL INTERFACE CHANNEL
- 250 Functions of Serial Interface Channel
- 251 Configuration of Serial Interface Channel
- 254 Control Registers of Serial Interface Channel
- 262 Operations of Serial Interface Channel
- 262 Operation stop mode
- 263 3-wire serial I/O mode operation
- 266 3-wire serial I/O mode operation with automatic transmit/receive function
- 293 CHAPTER 15 VFD CONTROLLER/DRIVER
- 293 VFD Controller/Driver Functions
- 295 VFD Controller/Driver Configuration
- 297 VFD Controller/Driver Control Registers
- 297 Control registers
- 304 One-display period and cut width
- 305 Selecting Display Mode
- 306 Display Mode and Display Output
- 307 Display Data Memory
- 308 Key Scan Flag and Key Scan Data
- 308 Key scan flag
- 308 Key scan data
- 309 Light Leakage of VFD
- 311 Display Examples
- 312 Segment type (display mode 1: DSPM05 = 0)
- 314 Dot type (display mode 1: DSPM05 = 0)
- 316 (display mode 2: DSPM05 = 1)
- 320 15.10 Calculating Total Power Dissipation
- 320 15.10.1 Segment type (display mode 1: DSPM05 = 0)
- 323 15.10.2 Dot type (display mode 1: DSPM05 = 0)
- 326 (display mode 2: DSPM05 = 1)
- 329 CHAPTER 16 INTERRUPT AND TEST FUNCTIONS
- 329 Interrupt Function Types
- 330 Interrupt Sources and Configuration
- 333 Interrupt Function Control Registers
- 341 Interrupt Servicing Operations
- 341 Non-maskable interrupt request acknowledgment operation
- 344 Maskable interrupt request acknowledgment operation
- 346 Software interrupt request acknowledgment operation
- 347 Multiple interrupt servicing
- 350 Interrupt request hold
- 351 Test Functions
- 351 Test function control registers
- 352 Test input signal acknowledgment operation
- 353 CHAPTER 17 STANDBY FUNCTION
- 353 Standby Function and Configuration
- 353 Standby function
- 354 Standby function control register
- 355 Standby Function Operations
- 355 HALT mode
- 358 STOP mode
- 361 CHAPTER 18 RESET FUNCTION
- 361 Reset Function
- 366 Memory Size Switching Register
- 368 Internal Expansion RAM Size Switching Register
- 369 PROM Programming
- 369 Operating modes
- 371 PROM write procedure
- 375 PROM read procedure
- 376 19.4 Screening of One-Time PROM Version
- 377 CHAPTER 20 INSTRUCTION SET
- 377 Conventions
- 377 Operand identifiers and description methods
- 378 Description of “operation” column
- 378 Description of “flag operation” column
- 379 Operation List
- 387 Instructions Listed by Addressing Type
- 391 CHAPTER 21 ELECTRICAL SPECIFICATIONS
- 419 CHAPTER 22 CHARACTERISTIC CURVES (REFERENCE VALUE)
- 434 CHAPTER 23 PACKAGE DRAWING
- 435 CHAPTER 24 RECOMMENDED SOLDERING CONDITIONS
- 439 APPENDIX B DEVELOPMENT TOOLS
- 441 Software Package
- 441 Language Processing Software
- 442 Control Software
- 443 PROM Programming Tools
- 443 Hardware
- 443 Software
- 444 Debugging Tools (Hardware)
- 444 When using in-circuit emulator IE-78K0-NS, IE-78K0-NS-A
- 445 When using in-circuit emulator IE-78001-R-A
- 446 Debugging Tools (Software)
- 447 Footprint
- 449 Notes on Target System Design
- 451 APPENDIX C REGISTER INDEX
- 451 Register Index (by Register Name)
- 453 Register Index (by Register Symbol)
- 455 APPENDIX D REVISION HISTORY
- 455 Major Revisions in This Edition
- 456 Revision History up to Previous Edition